Altera Cyclone V E FPGA Development Board Instrukcja Użytkownika Pobierz pdf (Strona 36)

2–28 Chapter 2: Board Components

Components and Interfaces

Cyclone V E FPGA Development Board March 2013 Altera Corporation

Reference Manual

The HSMC interface has programmable bi-directional I/O pins that can be used as

2.5-V LVCMOS, which is 3.3-V LVTTL-compatible. These pins can also be used as

various differential I/O standards including, but not limited to, LVDS, mini-LVDS,

and RSDS with up to 17 full-duplex channels.

1 As noted in the High Speed Mezzanine Card (HSMC) Specification manual, LVDS and

single-ended I/O standards are only guaranteed to function when mixed according to

either the generic single-ended pin-out or generic differential pin-out.

Table 2–21 lists the HSMC interface pin assignments, signal names, and functions.

Table 2–21. HSMC Interface Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 3)

Board

Reference (J7)

Schematic Signal Name

Cyclone V E

FPGA Pin

Number

I/O Standard Description

HSMC_SDA

AB22 2.5-V CMOS Management serial data

HSMC_SCL

AC22 2.5-V CMOS Management serial clock

JTAG_TCK

AC7 2.5-V CMOS JTAG clock signal

HSMC_JTAG_TMS

— 2.5-V CMOS JTAG mode select signal

HSMC_JTAG_TDO

— 2.5-V CMOS JTAG data output

JTAC_FPGA_TDO_RETIMER

— 2.5-V CMOS JTAG data input

HSMC_CLK_OUT0

AJ14 2.5-V CMOS Dedicated CMOS clock out

HSMC_CLK_IN0

AB16 2.5-V CMOS Dedicated CMOS clock in

HSMC_D0

AH10 2.5-V CMOS Dedicated CMOS I/O bit 0

HSMC_D1

AJ10 2.5-V CMOS Dedicated CMOS I/O bit 1

HSMC_D2

Y13 2.5-V CMOS Dedicated CMOS I/O bit 2

HSMC_D3

AA14 2.5-V CMOS Dedicated CMOS I/O bit 3

HSMC_TX_D_P0

AK27 LVDS or 2.5-V LVDS TX bit 0 or CMOS bit 4

HSMC_RX_D_P0

Y16 LVDS or 2.5-V LVDS RX bit 0 or CMOS bit 5

HSMC_TX_D_N0

AK28 LVDS or 2.5-V LVDS TX bit 0n or CMOS bit 6

HSMC_RX_D_N0

AA26 LVDS or 2.5-V LVDS RX bit 0n or CMOS bit 7

HSMC_TX_D_P1

AJ27 LVDS or 2.5-V LVDS TX bit 1 or CMOS bit 8

HSMC_RX_D_P1

Y17 LVDS or 2.5-V LVDS RX bit 1 or CMOS bit 9

HSMC_TX_D_N1

AK26 LVDS or 2.5-V LVDS TX bit 1n or CMOS bit 10

HSMC_RX_D_N1

Y18 LVDS or 2.5-V LVDS RX bit 1n or CMOS bit 11

HSMC_TX_D_P2

AG26 LVDS or 2.5-V LVDS TX bit 2 or CMOS bit 12

HSMC_RX_D_P2

AA18 LVDS or 2.5-V LVDS RX bit 2 or CMOS bit 13

HSMC_TX_D_N2

AH26 LVDS or 2.5-V LVDS TX bit 2n or CMOS bit 14

HSMC_RX_D_N2

AA19 LVDS or 2.5-V LVDS RX bit 2n or CMOS bit 15

HSMC_TX_D_P3

AJ25 LVDS or 2.5-V LVDS TX bit 3 or CMOS bit 16

HSMC_RX_D_P3

Y20 LVDS or 2.5-V LVDS RX bit 3 or CMOS bit 17

HSMC_TX_D_N3

AK25 LVDS or 2.5-V LVDS TX bit 3n or CMOS bit 18

HSMC_RX_D_N3

AA20 LVDS or 2.5-V LVDS RX bit 3n or CMOS bit 19

HSMC_TX_D_P4

AH24 LVDS or 2.5-V LVDS TX bit 4 or CMOS bit 20

1 2 ... 31 32 33 34 35 36 37 38 39 40 41 ... 55 56

Komentarze do niniejszej Instrukcji

Brak uwag

Altera Cyclone V E FPGA Development Board Instrukcja Użytkownika Strona 36

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera Cyclone V E FPGA Development Board