Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Instrukcja Użytkownika Strona 113

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 783
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 112
SystemVerilog AXI3 and AXI4 Slave BFMs
execute_write_addr_ready()
Mentor VIP AE AXI3/4 User Guide, V10.2b
95
September 2013
execute_write_addr_ready()
This AXI4 task executes a write address ready by placing the ready argument value onto the
AWREADY signal. It will block for one ACLK period.
AXI3 BFM
Note
The execute_write_addr_ready() task is not available in the AXI3 BFM. Use the
get_write_addr_phase() task along with the transaction record address_ready_delay
field.
AXI4 Example
// Assert and deassert the AWREADY signal
forever begin
bfm.execute_write_addr_ready(1'b0);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
bfm.execute_write_addr_ready(1'b1);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
end
Prototype
task automatic execute_write_addr_ready
(
bit ready
);
Arguments ready
The value to be placed onto the AWREADY signal
Returns
None
Przeglądanie stron 112
1 2 ... 108 109 110 111 112 113 114 115 116 117 118 ... 782 783

Komentarze do niniejszej Instrukcji

Brak uwag