Altera Stratix GX Transceiver Instrukcja Użytkownika Strona 184

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 318
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 183
6–30 Altera Corporation
Stratix GX Transceiver User Guide January 2005
GigE Mode Clocking
Figure 6–26. Inter-transceiver Line Connections for EP1SGX40G Device
PLD
Global
Clocks
IQ0 IQ1 IQ2
16
Transceiver Block 2
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
/2
Transceiver Block 3
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
/2
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
Transceiver Block 0
/2
Transceiver Block 1
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
/2
TX PLL
IQ0
IQ1
Global Clks, I/O Bus, Gen Routing
Global Clks, I/O Bus, Gen Routing
IQ2
Transceiver Block 4
/2
4
4
4
4
4
refclkb
refclkb
refclkb
refclkb
refclkb
4
Receiver
PLLs
4
Receiver
PLLs
4
Receiver
PLLs
4
Receiver
PLLs
4
Receiver
PLLs
Przeglądanie stron 183
1 2 ... 179 180 181 182 183 184 185 186 187 188 189 ... 317 318

Komentarze do niniejszej Instrukcji

Brak uwag