Altera Arria II GX FPGA Development Board, 6G Edition Instrukcja Użytkownika Pobierz pdf (Strona 55)

Chapter 2: Board Components 2–47

Memory

Table 2–44 lists the SSRAM component reference and manufacturing information.

Flash

The flash interface consists of a single synchronous flash memory device, providing

64 Mbyte with a 16-bit data bus. This device is part of the shared FSM bus which

connects to the flash memory, SRAM, and MAX II CPLD EPM2210 System Controller.

There are two 512-Mbyte die per package. The parameter blocks are 32 K and main

blocks are 128

K. The parameters of this device are located at the top of the address

space.

This 16-bit data memory interface can sustain burst read operations at up to 52 MHz

for a throughput of 832 Mbps. The write performance is 270 µs for a single word and

310

µs for a 32-word buffer. The erase time is 800 ms for a 128 K main block.

Table 2–45 lists the flash pin assignments, signal names, and functions. The signal

names and types are relative to the Arria II GX device in terms of I/O setting and

direction.

Table 2–44. SSRAM Component Reference and Manufacturing Information

Board Reference Description Manufacturer

Manufacturing

Part Number

Manufacturer

Website

U22 Standard Synchronous Pipelined

SCD, 512K × 36, 200 MHz

ISSI Inc. IS61VPS51236A-200B3 www.issi.com

Table 2–45. Flash Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 2)

Board Reference Description Schematic Signal Name I/O Standard

Arria II GX Device

Pin Number

U23.A1 Address bus FSM_A1

2.5-V

U23.B1 Address bus FSM_A2 D29

U23.C1 Address bus FSM_A3 J21

U23.D1 Address bus FSM_A4 L13

U23.D2 Address bus FSM_A5 C8

U23.A2 Address bus FSM_A6 N9

U23.C2 Address bus FSM_A7 D20

U23.A3 Address bus FSM_A8 A23

U23.B3 Address bus FSM_A9 B24

U23.C3 Address bus FSM_A10 C24

U23.D3 Address bus FSM_A11 E25

U23.C4 Address bus FSM_A12 F21

U23.A5 Address bus FSM_A13 J19

U23.B5 Address bus FSM_A14 H19

U23.C5 Address bus FSM_A15 K21

U23.D7 Address bus FSM_A16 L21

U23.D8 Address bus FSM_A17 F25

1 2 ... 50 51 52 53 54 55 56 57 58 59 60 61 62

Komentarze do niniejszej Instrukcji

Brak uwag

Altera Arria II GX FPGA Development Board, 6G Edition Instrukcja Użytkownika Strona 55

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera Arria II GX FPGA Development Board, 6G Edition