Altera RapidIO II MegaCore Function Instrukcja Użytkownika Strona 175
- Strona / 218
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Chapter 6: Software Interface 6–37
Transport and Logical Layer Registers
August 2014 Altera Corporation RapidIO II MegaCore Function
User Guide
Receive Port-Write Registers
Table 6–48 through Table 6–50 describe the receive port-write registers.
Refer to “Port-Write Reception Module” on page 4–80 for information about receiving
port write
MAINTENANCE
packets.
Input/Output Master Address Mapping Registers
Table 6–51 through Table 6–53 describe the Input/Output master registers. When the
IP core receives an
NREAD
,
NWRITE
,
NWRITE_R
, or
SWRITE
request packet, the RapidIO
address has to be translated into a local Avalon-MM address. If you specify at least
one address mapping window, the translation involves the base, mask, and offset
registers. The IP core has up to 16 register sets, one for each address mapping
window. The 16 possible register address offsets are shown in the table titles.
Table 6–46. Tx Port Write Status—Offset: 0x10204
Field Bits Access Function Default
RSRV
[31:0] RO Reserved
31'h0
Table 6–47. Tx Port Write Buffer n—Offset: 0x10210 – 0x1024C
Field Bits Access Function Default
PORT_WRITE_DATA_n
[31:0] RW
Port-write data. This buffer is implemented in memory and is
not initialized at reset.
32'hx
Table 6–48. Rx Port Write Control—Offset: 0x10250
Field Bits Access Function Default
RSRV
[31:2] RO Reserved
30'h0
CLEAR_BUFFER
[1] RW Clear port-write buffer. Write 1 to activate. Always read 0.
1'b0
PORT_WRITE_ENA
[0] RW
Port-write enable. If set to 1, port-write packets are accepted.
If set to 0, port-write packets are dropped.
1'b1
Table 6–49. Rx Port Write Status—Offset: 0x10254
Field Bits Access Function Default
RSRV
[31:6] RO Reserved
26'h0
PAYLOAD_SIZE
[5:2] RO
Packet payload size in number of double words. If the
size
is
zero, the
payload
size
is single word.
4'h0
RSRV
[1] RO Reserved
1'b0
PORT_WRITE_BUSY
[0] RO
Port-write busy. Set if a packet is currently being stored in the
buffer or if the packet is stored and has not been read.
1'b0
Table 6–50. Rx Port Write Buffer n—Offset: 0x10260 – 0x1029C
Field Bits Access Function Default
PORT_WRITE_DATA_n
[31:0] RO
Port-write data. This buffer is implemented in memory and is
not initialized at reset.
32'hx
- User Guide 1
- RapidIO II MegaCore Function 1
- Contents 3
- Contents v 5
- Chapter 5. Signals 6
- Chapter 6. Software Interface 6
- Chapter 7. Testbench 6
- 1. About The RapidIO II 9
- MegaCore Function 9
- Releases 10
- RapidIO II IP Core Features 10
- Features 11
- Device Family Support 12
- IP Core Verification 13
- Hardware Testing 14
- Interoperability Testing 14
- Note to Table 1–3: 16
- Notes to Table 1–4: 16
- Installation and Licensing 17
- 2. Getting Started 19
- Simulating IP Cores 22
- Transceiver Settings 26
- External Transceiver PLL 26
- 3. Parameter Settings 31
- Note to Table 3–1: 32
- Enable 16-Bit Device ID Width 33
- Logical Layer Settings 34
- Capability Registers Settings 35
- Device ID 36
- Vendor ID 36
- Revision ID 36
- Assembly ID 36
- Assembly Information CAR 37
- Enable Flow Control Support 38
- Enable Switch Support 38
- Number of Ports 38
- Port Number 39
- Maximum PDU 39
- Destination Operations CAR 40
- Port General Control CSR 40
- Port 0 Control CSR 41
- Lane n Status 0 CSR 41
- Extended Features Pointer CSR 41
- 4. Functional Description 43
- Note to Table 4–2: 44
- Clocking and Reset Structure 45
- Notes to Table 4–3: 46
- RapidIO II 47
- Transactions 55
- Notes to Table 4–6: 57
- Notes to Table 4–7: 59
- Note to Table 4–8: 59
- Note to Figure 4–9: 66
- Note to Table 4–10: 70
- Notes to Table 4–11: 71
- Table 6–60 on page 6–40 72
- Note to Table 4–12: 73
- Maintenance Module 74
- Maintenance Interface Signals 75
- Doorbell Module Block Diagram 86
- Preserving Transaction Order 87
- Doorbell Module Signals 88
- Generating a Doorbell Message 88
- Receiving a Doorbell Message 89
- Transaction ID Ranges 90
- Notes to Table 4–24: 92
- Note to Table 4–26: 94
- Note to Table 4–27: 95
- field 97
- User Receiving Write Request 100
- Logical Layer Interfaces 101
- Transport Layer 112
- Receiver 113
- Transmitter 114
- Physical Layer 115
- Physical Layer Interfaces 116
- Low-level Interface Receiver 116
- CRC Checking and Removal 117
- Protocol Violations 119
- Fatal Errors 119
- Maintenance Avalon-MM Slave 120
- Maintenance Avalon-MM Master 121
- Port-Write Reception Module 122
- Input/Output Avalon-MM Slave 122
- Input/Output Avalon-MM Master 123
- 5. Signals 125
- Physical Layer Signals 126
- Low Latency Signals 127
- Multicast Event Signals 128
- Chapter 5: Signals 5–5 129
- Note to Table 5–7: 130
- Chapter 5: Signals 5–7 131
- 5–8 Chapter 5: Signals 132
- Register-Related Signals 133
- Avalon-MM Interface Signals 133
- Note to Table 5–12: 134
- Chapter 5: Signals 5–11 135
- Note to Table 5–15: 136
- Error Reporting Signals 137
- 5–14 Chapter 5: Signals 138
- 6. Software Interface 139
- Memory Map 140
- Physical Layer Registers 144
- Note to Table 6–9: 147
- Note to Table 6–14: 154
- Note to Table 6–15: 158
- Note to Table 6–17: 160
- Note to Table 6–22: 164
- Note to Table 6–23: 164
- Note to Table 6–24: 165
- Note to Table 6–25: 165
- Note to Table 6–26: 166
- Note to Table 6–27: 167
- Notes to Table 6–28: 168
- Notes to Table 6–29: 169
- Note to Table 6–30: 169
- Note to Table 6–31: 169
- Notes to Table 6–32: 170
- Note to Table 6–34: 171
- Note to Table 6–35: 171
- Note to Table 6–36: 172
- Note to Table 6–37: 172
- Transmit Port-Write Registers 174
- Receive Port-Write Registers 175
- Note to Table 6–59: 178
- Error Management Registers 180
- Note to Table 6–66: 181
- Notes to Table 6–67: 183
- Notes to Table 6–70: 185
- Notes to Table 6–71: 185
- Doorbell Message Registers 191
- Note to Table 6–89: 193
- 7. Testbench 195
- 7–2 Chapter 7: Testbench 196
- Testbench Overview 196
- Testbench Sequence 197
- 7–4 Chapter 7: Testbench 198
- Chapter 7: Testbench 7–5 199
- SWRITE Transactions 200
- NREAD Transactions 200
- NWRITE_R Transactions 201
- NWRITE Transactions 202
- Doorbell Transactions 202
- Port-Write Transactions 203
- Testbench Completion 204
- Chapter 7: Testbench 7–11 205
- 7–12 Chapter 7: Testbench 206
- A. Initialization Sequence 207
- MegaCore Function v12.1 209
- Additional Information 213
- Info–2 Additional Information 214
- Document Revision History 214
- Additional Information Info–3 215
- Info–4 Additional Information 216
- Note to Table: 217
- Info–6 Additional Information 218
- Typographic Conventions 218
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera RapidIO II MegaCore Function
Urządzenia pomiarowe Altera SerialLite III Streaming MegaCore Function Instrukcja Użytkownika
(68 strony)
(68 strony)
Urządzenia pomiarowe Altera Signal Integrity Development Kit, Stratix V GX Edi Instrukcja Użytkownika
(52 strony)
(52 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.054 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji