Altera JNEye Instrukcja Użytkownika Strona 176

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 194
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 175
Figure 3-25: Phase Noise of Reference Clock and Its Transitions through PLL and CDR
These examples demonstrated how to use JNEye to set up a serial link and evaluate its link performance.
JNEye allows you to:
Configure a link
Configure an external reference clock
Configure a transmitter and receiver
Configure a channel
Configure and model jitter and noise sources
Derive accurate jitter figures for Altera devices from the Altera JBE database
Load and save a link configuration
Observe the channel characteristics
Set up test points within the link
Compute and observe an eye diagram
Perform BER analysis
UG-1146
2015.05.04
Analysis
3-25
Tutorial: PCI Express 8GT
Altera Corporation
Send Feedback
Przeglądanie stron 175
1 2 ... 171 172 173 174 175 176 177 178 179 180 181 ... 193 194

Komentarze do niniejszej Instrukcji

Brak uwag