Altera Cyclone V E FPGA Instrukcja Użytkownika Strona 21

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 38
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 20
Chapter 6: Board Test System 6–5
Using the Board Test System
December 2014 Altera Corporation Cyclone V E FPGA Development Kit
User Guide
1 If you plug in an external USB-Blaster cable to the JTAG header (J4), the On-Board
USB-Blaster II is disabled.
1 JTAG DIP switch bank (SW2) selects which interfaces are in the chain. Refer to
Table 4–2 on page 4–3 for detailed settings.
f For details on the JTAG chain, refer to the Cyclone V E FPGA Development Board
Reference Manual. For USB-Blaster II configuration details, refer to the On-Board
USB-Blaster II page.
Qsys Memory Map
The Qsys memory map control shows the memory map of the Qsys system on your
board.
Przeglądanie stron 20
1 2 ... 16 17 18 19 20 21 22 23 24 25 26 ... 37 38

Komentarze do niniejszej Instrukcji

Brak uwag