Altera MAX V CPLD Instrukcja Użytkownika Pobierz pdf (Strona 26)

5–12 Chapter 5: Board Test System

Using the Board Test System

MAX V CPLD Development Kit User Guide January 2011 Altera Corporation

The I2C EEPROM Tab

This tab (Figure 5–6) allows you to read and write 1 Kb to a user self-mounted I

EEPROM located at U6 on the development board.

1 EEPROMs are not included with the MAX V CPLD Development Kit. This test is

designed for a Microchip Technology EEPROM in the SOT-23 package. For more

information on the recommended EEPROMS, refer to the MAX V CPLD Development

Board Reference Manual.

The following sections describe the controls on the I2C EEPROM tab.

Address Display

Displays addresses of the I

C EEPROM.

Write

Writes all of the current 1-Kb data to the I

C EEPROM.

Read

Reads all of the current 1-Kb data from the I

C EEPROM.

Figure 5–9. The I2C EEPROM Tab

1 2 ... 21 22 23 24 25 26 27 28 29 30

Brak uwag

Altera MAX V CPLD Instrukcja Użytkownika Strona 26