Altera PowerPlay Early Power Estimator Instrukcja Użytkownika Pobierz pdf (Strona 24)

3–8 UG-FPGAPWRCAL-2.0 Altera Corporation

PowerPlay Early Power Estimator User Guide: Stratix, Stratix GX & Cyclone FPGAs October 2005

PowerPlay Early Power Estimator Input Values

Figure 3–7. Resource Usage Summary in Compilation Report

Figure 3–8. Logic Elements (LEs) Section in the Stratix PowerPlay Early Power Estimator

Digital Signal Processing Blocks

The Digital Signal Processing (DSP) section is only found in the Stratix

and Stratix GX PowerPlay early power estimator. Stratix and Stratix GX

devices have dedicated DSP blocks, which have high-speed parallel

processing capabilities that are optimized for DSP applications. DSP

blocks are ideal for implementing DSP applications that need high data

throughput.

1 2 ... 19 20 21 22 23 24 25 26 27 28 29 ... 39 40

Brak uwag

Altera PowerPlay Early Power Estimator Instrukcja Użytkownika Strona 24