
1–6 MegaCore Version 9.1 Altera Corporation
QDRII SRAM Controller MegaCore Function User Guide November 2009
Performance and Resource Utilization
Table 1–7 shows typical sizes in combinational adaptive look-up tables
(ALUTs) and logic registers for a QDRII SRAM controller with a burst
length of 4 in narrow mode.
Table 1–7. Typical Size (1)
Device Memory Width (Bits)
Combinational
ALUTs
Logic
Registers
Memory Blocks
M4K M512
Stratix II 9 360 598 – 1
18 369 633 1 –
36 390 708 2 –
72 (2 × 36) 459 880 4 –
Notes to Ta b le 1– 7 :
(1) These sizes are a guide only and vary with different choices of parameters.
Komentarze do niniejszej Instrukcji