Altera Serial Digital Interface (SDI) MegaCore Function Instrukcja Użytkownika Strona 125
- Strona / 140
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Appendix A: Constraints A–3
Specifying TimeQuest Timing Analyzer Constraints
February 2013 Altera Corporation Serial Digital Interface (SDI) MegaCore Function
User Guide
Table A–1 through Table A–3 show the values for the constraints.
Table A–1. Step 1: Specify Clock Characteristics
Standard Clocks Units
SDI-SD
transceiver_data_rate
270 Mbps
tx_pclk
27 MHz
tx_serial_refclk
67.5 MHz
rx_sd_oversample_clk_in
67.5 MHz
HD-SDI,
HD-SDI dual link
transceiver_data_rate
1485 Mbps
tx_pclk
74.25 MHz
tx_serial_refclk
74.25 MHz
rx_serial_refclk
74.25 MHz
3G-SDI
transceiver_data_rate
2970 Mbps
tx_pclk
148.5 MHz
tx_serial_refclk
148.5 MHz
rx_serial_refclk
148.5 MHz
DR, TR
transceiver_data_rate
2970 Mbps
tx_pclk
148.5 MHz
tx_serial_refclk
148.5 MHz
rx_serial_refclk
148.5 MHz
Soft transceiver SDI
rx_sd_refclk_135
135 MHz
rx_sd_refclk_337
337 MHz
rx_sd_refclk_337_90
° 337 MHz
tx_sd_refclk_270
270 MHz
tx_pclk
27 MHz
Table A–2. Step 2: Set Timing Exceptions (Part 1 of 2)
Standard
Set Multicycle
Paths
set_clock_group set_false_path
(1)
Define Setup and Hold
Relationship
SD-SDI
u_format*
to
u_format
tx_pclk,
transmit_pcs0|clkout(g
xb_tx_coreclk)
switchline, get_clocks
receive_pcs0|clkout
(gxb_rxclk
)
—
HD-SDI,
HD-SDI dual link,
3G-SDI,
DR,
TR
—
rx_serial_refclk,
receive_pcs0|clkout
(gxb_rxclk)
switchline,
get_clocks
receive_pcs0|clkout
(gxb_rxclk)
—
tx_pclk,
transmit_pcs0|clkout(g
xb_tx_coreclk)
—
- User Guide 1
- Contents 3
- Chapter 4. SDI Audio IP Cores 4
- Appendix A. Constraints 5
- Appendix B. Clocking 5
- Features 7
- Release Information 8
- Device Family Support 8
- General Description 9
- Notes to Table 1–5: 10
- OpenCore Plus Evaluation 11
- Resource Utilization 12
- 2. Getting Started 15
- Design Flow 16
- SDI Walkthrough 17
- Parameterizing 19
- Setting Up Simulation 20
- Generating Files 20
- - SD 270 Mbps 22
- - HD 1.485 Gbps 22
- - 3G 2.97 Gbps 22
- Simulating the Design 23
- Specifying Constraints 25
- Multiple Channels 26
- Compiling the Design 28
- Programming a Device 28
- Setting Up Licensing 29
- 3. Functional Description 31
- Block Description 32
- HD-SDI LN Insertion 34
- Scrambling and NRZI Coding 35
- Transceiver Clock 35
- Receiver 36
- Word Alignment 38
- Video Timing Flags Extraction 39
- RP168 Switching Compliance 39
- HD-SDI LN Extraction 40
- HD-SDI CRC Checking 40
- Accessing Transceiver 40
- Transmitter 42
- Transmitter Clocks 42
- Receiver Clocks 43
- Notes to Table 3–5: 44
- Notes to Figure 3–8: 44
- Figure 3–9. Receiver Clocks 46
- rxdata 47
- Note to Table 3–7: 50
- Notes to Figure 3–11: 51
- Figure 3–12. Receiver Clocks 53
- New TRS reasserts 55
- Stratix IV GX 57
- Note to Table 3–10: 58
- Note to Table 3–11: 58
- Notes to Figure 3–18: 60
- Note to Figure 3–19: 61
- User Logic 62
- Encrypted SDI IP Core 62
- Cyclone IV GX 63
- Notes to Table 3–12: 70
- Note to Table 3–13: 70
- Note to Table 3–14: 71
- Note to Figure 3–30: 77
- Notes to Figure 3–33: 78
- signal in 82
- Table 3–18 on page 3–50 82
- Notes to Figure 3–40: 83
- Notes to Table 3–19: 85
- MegaCore Verification 87
- 4. SDI Audio IP Cores 89
- Functional Description 90
- Note to Table 4–4: 93
- Note to Table 4–5: 94
- MegaCore function 100
- Register Maps 103
- Parameters 105
- AES Format 109
- Avalon-ST Audio Interface 109
- Note to Figure 4–6: 110
- Instantiating the IP Cores 111
- Simulating the Testbench 112
- Design Example 113
- Components 114
- Hardware Setup 116
- D6 D7 D8 D9 D10 D11 D12 D13 118
- A. Constraints 123
- Notes to Figure A–1: 124
- (gxb_rxclk 125
- Specify Clock Characteristics 126
- Set Multicycle Paths 127
- 337.5-MHz Zero-degree Clocks 128
- Minimize Timing Skew 129
- Non Cyclone Devices 130
- Cyclone Devices Only 131
- A–10 Appendix A: Constraints 132
- B. Clocking 133
- B–2 Appendix B: Clocking 134
- C. Receive and Retransmit 135
- Loopback FIFO Buffer 136
- Additional Information 137
- Info–2 Additional Information 138
- Document Revision History 138
- How to Contact Altera 139
- Typographic Conventions 139
- Info–4 Additional Information 140
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera Serial Digital Interface (SDI) MegaCore Function
Urządzenia pomiarowe Altera 100G Development Kit, Stratix V GX Edition Instrukcja Użytkownika
(44 strony)
(44 strony)
Urządzenia pomiarowe Altera Stratix V Avalon-MM Interface for PCIe Solutions Instrukcja Użytkownika
(184 strony)
(184 strony)
Urządzenia pomiarowe Altera 10-Gbps Ethernet MAC MegaCore Function Instrukcja Użytkownika
(175 strony)
(175 strony)
Urządzenia pomiarowe Altera Triple Speed Ethernet MegaCore Function Instrukcja Użytkownika
(223 strony)
(223 strony)
Urządzenia pomiarowe Altera 8B10B Encoder/Decoder MegaCore Function Instrukcja Użytkownika
(32 strony)
(32 strony)
Urządzenia pomiarowe Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core Instrukcja Użytkownika
(11 strony)
(11 strony)
Urządzenia pomiarowe Altera Embedded Systems Development Kit, Cyclone III Edit Instrukcja Użytkownika
(82 strony)
(82 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.050 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji