Altera SoC Embedded Design Suite Instrukcja Użytkownika Strona 205

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 207
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 204
Figure 12-1: Sample Output from Utility
Device Tree Generator
A Device Tree is a data structure that describes the underlying hardware to an operating system -
primarily Linux. By passing this data structure to the OS kernel, a single OS binary may be able to support
many variations of hardware. This flexibility is particularly important when the hardware includes an
FPGA.
The Device Tree Generator tool is part of Altera SoC EDS and is used to create device trees for SoC
systems that contain FPGA designs created using Qsys. The generated Device Tree describes the HPS
peripherals, selected FPGA Soft IP and peripherals that are board dependent.
Related Information
Altera Wiki
For more information about DTG, refer to the Altera Wiki website.
Device Tree Generator User Guide
For more details, navigate to the Device Tree Generator User Guide located on the Device Tree
Generator Documentation page on the Rocketboards website.
12-4
Device Tree Generator
ug-1137
2014.12.15
Altera Corporation
Linux Software Development Tools
Send Feedback
Przeglądanie stron 204
1 2 ... 200 201 202 203 204 205 206 207

Komentarze do niniejszej Instrukcji

Brak uwag