Altera Stratix III Development Board Instrukcja Użytkownika Strona 62

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 82
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 61
2–54 Chapter 2: Board Components
On-Board Memory
Stratix III 3SL150 Development Board May 2013 Altera Corporation
Reference Manual
Table 248 lists the DDR2 SDRAM devices A and B component reference and
manufacturing information.
Table 249 lists the DDR2 device B interface signals. JEDEC bus widths are used.
U17 pin D9 Data bit 5
DDR2_DEVA_DQ5
SSTL-18 class I U22-M24
U17 pin B1 Data bit 6
DDR2_DEVA_DQ6
SSTL-18 class I U22-H31
U17 pin B9 Data bit 7
DDR2_DEVA_DQ7
SSTL-18 class I U22-N25
U17 pin A8 Data strobe
DDR2_DEVA_DQS_N
SSTL-18 class I U22-C34
U17 pin B7 Data strobe
DDR2_DEVA_DQS_P
SSTL-18 class I U22-C33
U17 pin F8 Differential output clock
DDR2_DEVA_CK_N
SSTL-18 class I U22-K32
U17 pin E8 Differential output clock
DDR2_DEVA_CK_P
SSTL-18 class I U22-K31
U17 pin F2 Clock enable
DDR2_DEVA_CKE
SSTL-18 class I U22-M27
U17 pin G8 Chip select
DDR2_DEVA_CSn
SSTL-18 class I U22-E34
U17 pin F3 Write enable
DDR2_DEVA_WEn
SSTL-18 class I U22-G33
U17 pin G7 Column address strobe
DDR2_DEVA_CASn
SSTL-18 class I U22-G30
U17 pin F7 Row address strobe
DDR2_DEVA_RASn
SSTL-18 class I U22-F32
U17 pin B3 Data write mask
DDR2_DEVA_DM
SSTL-18 class I U22-F31
U17 pin F9 On-die termination control pin
DDR2_DEVA_ODT
SSTL-18 class I U22-M28
Table 2–47. DDR2 Device A Interface I/O (Part 2 of 2)
Board Reference Description
Schematic
Signal Name
I/O
Standard
Stratix III
Pin Number
Table 2–48. DDR2 SDRAM Devices A and B Component Reference and Manufacturing Information
Board Reference Description Manufacturer
Manufacturing
Part Number
Manufacturer
Website
U17, U20
333 MHz devices for
32M ×8 (256 MBytes)
Micron Technology, Inc. MT47H32M8BP-3:B www.micron.com
Table 2–49. DDR2 Device B Interface I/O (Part 1 of 2)
Board Reference Description
Schematic
Signal Name
I/O
Standard
Stratix III
Pin Number
U20 pin H8 Address bit 0
DDR2_DEVB_A0
SSTL-18 class I U22-R27
U20 pin H3 Address bit 1
DDR2_DEVB_A1
SSTL-18 class I U22-R29
U20 pin H7 Address bit 2
DDR2_DEVB_A2
SSTL-18 class I U22-J31
U20 pin J2 Address bit 3
DDR2_DEVB_A3
SSTL-18 class I U22-U32
U20 pin J8 Address bit 4
DDR2_DEVB_A4
SSTL-18 class I U22-K34
U20 pin J3 Address bit 5
DDR2_DEVB_A5
SSTL-18 class I U22-T23
U20 pin J7 Address bit 6
DDR2_DEVB_A6
SSTL-18 class I U22-M34
U20 pin K2 Address bit 7
DDR2_DEVB_A7
SSTL-18 class I U22-U31
U20 pin K8 Address bit 8
DDR2_DEVB_A8
SSTL-18 class I U22-R24
U20 pin K3 Address bit 9
DDR2_DEVB_A9
SSTL-18 class I U22-V31
U20 pin H2 Address bit 10
DDR2_DEVB_A10
SSTL-18 class I U22-P34
U20 pin K7 Address bit 11
DDR2_DEVB_A11
SSTL-18 class I U22-T29
Przeglądanie stron 61
1 2 ... 57 58 59 60 61 62 63 64 65 66 67 ... 81 82

Komentarze do niniejszej Instrukcji

Brak uwag