Altera Stratix V Advanced Systems Instrukcja Użytkownika Pobierz pdf (Strona 16)

4–4 Chapter 4: Development Board Setup

Factory Default Switch and Jumper Settings

Stratix V Advanced Systems Development Kit February 2013 Altera Corporation

User Guide

2. Set DIP switch (SW5) to match Table 4–2 and Figure 4–2 on page 4–3.

3. Set DIP switch (SW6) to match Table 4–3 and Figure 4–2 on page 4–3.

4. Set DIP switch (SW7) to match Table 4–4 and Figure 4–2 on page 4–3.

Table 4–2. SW5 FPGA1 MSEL DIP Switch Settings

(1)

(2)

(3)

Switch Board Label Function

Default

Position

1 FPGA1 MSEL0 FPGA1 MSEL bit 0 configuration setting On (0)

2 FPGA1 MSEL1 FPGA1 MSEL bit 1 configuration setting On (0)

3 FPGA1 MSEL2 FPGA1 MSEL bit 2 configuration setting Off (1)

4— — —

Notes to Table 4–2:

(1) FPGA1 MSEL[4:3]=10 is hard wired on the board.

(2) FPGA1 MSEL[4:0] to valid configuration schemes as listed in the Stratix V Device Handbook.

(3) By default, FPGA1 MSEL is set for FPP x8.

Table 4–3. SW6 FPGA2 MSEL DIP Switch Settings

(1)

(2)

(3)

Switch Board Label Function

Default

Position

1 FPGA2 MSEL0 FPGA2 MSEL bit 0 configuration setting On (0)

2 FPGA2 MSEL1 FPGA2 MSEL bit 1 configuration setting On (0)

3 FPGA2 MSEL2 FPGA2 MSEL bit 2 configuration setting Off (1)

4— — —

Notes to Table 4–3:

(1) FPGA2 MSEL[4:3]=10 is hard wired on the board.

(2) FPGA2 MSEL[4:0] to valid configuration schemes as listed in the Stratix V Device Handbook.

(3) By default, FPGA2 MSEL is set for FPP x8.

Table 4–4. SW7 JTAG DIP Switch Settings

(1)

Switch Board Label Function

Default

Position

1HSMC

Switch 1 has the following options:

■ When on (1), removes the HSMC from the JTAG

chain.

■ When off (0), includes the HSMC in the JTAG

chain.

On (1)

2FMC

Switch 1 has the following options:

■ When on (1), removes the FMC from the JTAG

chain.

■ When off (0), includes the FMC in the JTAG chain.

On (1)

3— — —

4— — —

Note to Table 4–4:

(1) If you plug in an external USB-Blaster cable to the JTAG header (J11), the On Board USB-Blaster II is disabled. The

JTAG chain is normally mastered by the On-board USB-Blaster II.

1 2 ... 11 12 13 14 15 16 17 18 19 20 21 ... 41 42

Komentarze do niniejszej Instrukcji

Brak uwag

Altera Stratix V Advanced Systems Instrukcja Użytkownika Strona 16

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera Stratix V Advanced Systems