Altera Arria V SoC Development Board Instrukcja Użytkownika Pobierz pdf (Strona 29)

Chapter 2: Board Components 2–21

Clock Circuitry

July 2014 Altera Corporation Arria V SoC Development Board

Reference Manual

Character LCD

The development board includes a single 10-pin 0.1" pitch single-row header that

interfaces to a 2 line × 16 character Lumex character LCD using standard I

C interface

connected to the HPS. The character LCD has a two headers that mount directly to the

board's 10-pin header, so it can be easily removed for access to components under the

display. You can also use the header for debugging, I

C expansion, or other purposes.

f For more information such as timing, character maps, interface guidelines, and other

related documentation, visit www.newhavendisplay.com.

Clock Circuitry

This section describes the board's clock inputs and outputs.

On-Board Oscillators

Figure 2–5 shows the default frequencies of all external clocks going to the

Arria V SoC development board.

Figure 2–5. Arria V SoC Development Board Clocks

Arria V ST I3

Bank 8 HPS Peripherals

HPS Core

HPS Memory InterfaceBank R1

Bank 3 Bank 4

Bank 0L Bank 1L Bank 2L

REFCLKL5

Si571

148.5 MHz/I

REFCLKL3

PCIe

Socket

LMK04828

Cleaner

Si5338

SMA

CLK_OSC2

REFCLKR3

REFCLKR2

25 MHz

CLK16-19pFMC CLK20-23pFMCB

REFCLKR0

Dual ENET PHY, 25 MHz

MAX V, 100 MHz

CLK0p 100 MHz

CLK1p 156.25 MHz

CLK2p CLK_ENET_PHY 25 MHz

CLK3p 50 MHz

CLK4p CLK_ENET_FPGA 125 MHz

CLK6p CLEAN_CLK

CLK8p SYSREF

CLK10p 100 MHz

CLK11p SMA

SL 18860C

Si570

CLK_OSC1

25 MHz

SMA

Bank R0

FMCA FMCB

FMCA

REFCLKL2

REFCLKL1

FMCB

REFCLKL0

REFCLKL4

FMCA

FMCB

100 MHz/I

Si52112

100 MHz

Si5335

125 MHz

MAX V

50 MHz

33 MHz

1 2 ... 24 25 26 27 28 29 30 31 32 33 34 ... 69 70

Komentarze do niniejszej Instrukcji

Brak uwag

Altera Arria V SoC Development Board Instrukcja Użytkownika Strona 29

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera Arria V SoC Development Board