Altera Phase-Locked Loop Instrukcja Użytkownika Pobierz pdf (Strona 12)

Device adjpllin Cascading (Upstream PLL — Downstream PLL)

• Stratix V E E9 and EB

• Stratix V GX A9, AB, B9, and BB

• FRACTIONALPLL_X0_Y38 — FRACTIONALPLL_X0_Y52

• FRACTIONALPLL_X0_Y99 — FRACTIONALPLL_X0_Y86

• FRACTIOANLPLL_X0_Y124 — FRACTIONALPLL_X0_Y108

(6)

• FRACTIONALPLL_X225_Y38 — FRACTIONALPLL_X225_Y52

• FRACTIONALPLL_X225_Y99 — FRACTIONALPLL_X225_Y86

• FRACTIOANLPLL_X225_Y124 — FRACTIONALPLL_X225_Y108

(6)

This PLL is not available for Stratix V E E9 and EB devices, and Stratix V GX A9 and AB devices.

PLL-to-PLL Cascading

UG-01087

2015.05.04

Altera Corporation

Altera Phase-Locked Loop (Altera PLL) IP Core User Guide

Send Feedback

1 2 ... 7 8 9 10 11 12 13 14 15 16 17 18

Brak uwag

Altera Phase-Locked Loop Instrukcja Użytkownika Strona 12