Altera Stratix II GX EP2SGX90 Transceiver Signal Integrit Instrukcja Użytkownika Pobierz pdf (Strona 32)

2–22 Reference Manual Altera Corporation

Stratix II GX EP2SGX90 Transceiver Signal Integrity Development Board May 2006

Interfaces

Figure 2–13 shows the push-button switch circuitry.

Figure 2–13. Push-Button Switch Circuitry

Figure 2–14 shows the push-button board image.

Figure 2–14. Push-Button Board Image

DIP Switches (S7 and S8)

Board references S7 and S8 are banks of six DIP switches. The DIP

switches in S7 are user-defined, and DIP switches in S8 control the PCIe

clock speed, PCIe clock spread spectrum setting, and the output enable of

the clocks to the three quad transceivers. In the open position, the selected

signal is driven to logic 1. In the closed position, the selected signal is

driven to logic 0.

3V3

A2 B2

PB0_IN

Push-Button Switch Circuitry

A2 B2

PB1_IN

PB2_IN

PB3_IN

PB3_IN R5

PB5_IN R6

1 2 ... 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Brak uwag

Altera Stratix II GX EP2SGX90 Transceiver Signal Integrit Instrukcja Użytkownika Strona 32