Altera Stratix V Avalon-ST Instrukcja Użytkownika Strona 98
- Strona / 293
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Signal Name Direction Description
link3_ctl[1]
Input Link Control 3 Register bit[1]: Link Equalization Request
Interrupt Enable. When set to 1, enables the generation of an
interrupt to indicate that the Link Equalization Request bit
has been set.
link3_ctl[0]
Input Link Control 3 Register bit [0]. Perform Equalization.
When set to 1, the downstream port must perform equalization.
The following table describes the Configuration Space Bypass signals that are driven from the hard
Configuration Space in the Transaction Layer to the soft Configuration Space implemented in the
Application Layer. In Qsys, the Configuration Space Bypass output signals have the prefix
bypass_out_cfgbp_. In the MegaWizard Plug-In Manager design flow, these signals have the prefix cfgbp_.
All signals are synchronous to pld_clk.
Table 5-13: Configuration Space Bypass Mode Output Signals
Signal Name Direction Description
lane_err[7:0]
Output When a bit is set to 1, indicates a lane error that is reported in the
Lane Error Status Register of the Secondary PCI Express
Extended Capability structure. Bit 0 corresponds to lane 0.
link_equiz_req
Output Reported as Bit 5 in the Link Status 2 Register.
equiz_complete
Output Reported as Bit 1 in the Link Status 2 Register.
phase_3_successful
Output Reported as Bit 4 in the Link Status 2 Register.
phase_2_successful
Output Reported as Bit 3 in the Link Status 2 Register.
phase_1_successful
Output Reported as Bit 2 in the Link Status 2 Register.
current_deemph
Output Current de-emphasis setting reported in the Lin k Status 2
Register.
current_speed[1:0]
Output Current link speed as reported in the Link Status Register.
The following encodings are defined:
• 2'b01: Gen1
• 2'b10: Gen2
• 2'b11: Gen3
link_up
Output When asserted indicates that the link is up and has exited the
Configuration.Idle state.
5-46
Configuration Space Bypass Mode Interface Signals
UG-01097_avst
2014.12.15
Altera Corporation
Interfaces and Signal Descriptions
Send Feedback
- User Guide 1
- Datasheet 2
- Features 3
- Interface 4
- Release Information 7
- Device Family Support 7
- UG-01097_avst 10
- 2014.12.15 10
- Debug Features 11
- IP Core Verification 11
- Recommended Speed Grades 12
- • All Development Kits 14
- PCI Express 15
- Qsys Design Flow 16
- Generating the Testbench 17
- Simulating the Example Design 18
- Directory Description 19
- Time TLP Type Payload 19
- TLP Header 19
- Modifying the Example Design 23
- Separate Component 24
- Generating the Qsys System 27
- Parameter Value 28
- Parameter Settings 38
- Parameter Value Description 39
- Device Capabilities 45
- Error Reporting 47
- Link Capabilities 48
- MSI and MSI-X Capabilities 49
- Slot Capabilities 50
- Power Management 51
- PHY Characteristics 52
- Avalon‑ST RX Interface 54
- Packet TLP 59
- Aligned Addresses 64
- Single Packet Per Cycle 67
- Avalon-ST TX Interface 70
- Data 0 Header 2 83
- Clock Signals 85
- ECRC Forwarding 90
- Error Signals 90
- Interrupts for Endpoints 91
- Completion Side Band Signals 93
- Signal Directi 94
- Description 94
- Related Information 101
- Parity Signals 102
- LMI Signals 103
- Signal Direction Description 104
- Altera Corporation 107
- Send Feedback 107
- Field and Bit Map 112
- 0134678951 112
- Bit(s) Field Description 113
- Power Management Signals 115
- 15 011623 8 2791213142431 117
- Transceiver Reconfiguration 118
- Serial Data Signals 119
- PIPE Interface Signals 123
- Test Signals 128
- Registers 129
- Altera-Defined VSEC Registers 137
- CvP Registers 138
- 2014.08.18 139
- Bits Register Description 142
- Reset and Clocks 145
- Example Design 146
- Hard IP for PCI Express 146
- Clock Domains 149
- Data Rate Frequency 150
- Clock Summary 152
- Interrupts 153
- MSI Interrupts 154
- Allocated 155
- Implementing MSI-X Interrupts 156
- Legacy Interrupts 158
- Interrupts for Root Ports 159
- Error Handling 160
- Physical Layer Errors 161
- Data Link Layer Errors 161
- Transaction Layer Errors 162
- Error Type Description 163
- Status Bit Conditions 166
- IP Core Architecture 168
- Hard IP for PCI Express 169
- Top-Level Interfaces 170
- Avalon-ST Interface 170
- Clocks and Reset 171
- Hard IP Reconfiguration 171
- Transaction Layer 172
- Configuration Space 173
- (Soft Logic) 175
- Altera FPGA 175
- Protocol Extensions Supported 179
- Data Link Layer 179
- Physical Layer 181
- TX Packets 182
- Supported Message Types 184
- INTX Messages 184
- Power Management Messages 185
- Error Signaling Messages 186
- Locked Transaction Message 187
- Slot Power Limit Message 187
- Vendor-Defined Messages 187
- Hot Plug Messages 188
- Receive Buffer Reordering 190
- Using Relaxed Ordering 192
- Throughput Optimization 195
- Throughput of Posted Writes 197
- Design Implementation 199
- CONF_DONE 200
- Endpoint Reset 200
- Root Port Reset 200
- SDC Timing Constraints 201
- Optional Features 203
- ECRC on the RX Path 204
- ECRC on the TX Path 205
- Subscribe 208
- Testbench and Design Example 212
- Root Port Testbench 215
- Chaining DMA Design Examples 215
- Root Complex 217
- Chaining DMA 217
- Hard IP for 217
- BAR/Address Map 220
- Memory BAR Mapping 221
- Bit Field Description 222
- Addr Register Name 222
- Offset to Base 225
- Descriptor Type Description 225
- Byte Address 225
- Bits[21:18] Bit[17] Bit[16] 226
- Descriptor Field Endpoint 226
- RC Access Description 226
- Test Driver Module 227
- DMA Write Cycles 228
- Shared Memory 229
- DMA Read Cycles 230
- Registers (BAR2) 231
- Root Port Design Example 232
- Root Port 233
- Variation 233
- (variation_name.v) 233
- Root Port BFM 234
- BFM Configuration Procedures 235
- BFM Request Interface 235
- BFM Memory Map 236
- Offset (Bytes) Description 238
- BFM Procedures and Functions 242
- Location altpcietb_bfm_rdwr.v 243
- Express address 244
- Shared Memory Constants 251
- Constant Description 252
- Location 257
- Debugging Simulations 269
- Debugging 270
- Setting Up Simulation 276
- Use Third-Party PCIe Analyzer 277
- BIOS Enumeration Issues 277
- Address[31:2] 278
- Figure A-6: I/O Read Request 280
- 7 6 5 4 3 2 1 0 284
- Core Config 8 4 1 284
- Additional Information 286
- Date Version Changes Made 287
- How to Contact Altera 290
- Typographic Conventions 291
- Visual Cue Meaning 292
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera Stratix V Avalon-ST
Urządzenia pomiarowe Altera 100G Development Kit, Stratix IV GT Edition Instrukcja Użytkownika
(80 strony)
(80 strony)
Urządzenia pomiarowe Altera 100G Development Kit, Stratix V GX Edition Instrukcja Użytkownika
(76 strony)
(76 strony)
Urządzenia pomiarowe Altera Arria II GX FPGA Development Board, 6G Edition Instrukcja Użytkownika
(62 strony)
(62 strony)
Urządzenia pomiarowe Altera Cyclone IV GX Transceiver Starter Board Instrukcja Użytkownika
(40 strony)
(40 strony)
Urządzenia pomiarowe Altera DSP Development Kit, Stratix V Edition Instrukcja Użytkownika
(74 strony)
(74 strony)
Urządzenia pomiarowe Altera Transceiver Signal Integrity Development Kit, Stra Instrukcja Użytkownika
(42 strony)
(42 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.104 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji