Altera CPRI v6.0 MegaCore Function Instrukcja Użytkownika Pobierz pdf (Strona 30)

Note: You must select a simulator that is supported by the Quartus II v14.0 or v14.0 Arria 10 Edition

software, as appropriate.

9. Change directory to your specified testbench directory's testbench/<simulator vendor> subdirectory.

10.Execute the simulation script in the directory.

• In the Mentor Graphics ModelSim simulator, type do run_altera_cpri_v6_tb.tcl

• In the Synopsys VCS-MX simulator, type sh run_altera_cpri_v6_vcsmx_tb.sh

• In the Cadence NCSIM simulator, type sh run_altera_cpri_v6_tb.sh

UG-01156

2014.08.18

Running the Testbench

2-19

Getting Started with the CPRI v6.0 IP Core

Altera Corporation

Send Feedback

1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 114 115

101 Innovation Drive 1
San Jose, CA 95134 1
Contents 2
About the CPRI v6.0 IP Core 5
Device Family Support 7
IP Core Verification 8
Release Information 10
Related Information 11
Installation and Licensing 13
2014.08.18 14
File Name Description 15
CPRI v6.0 IP Core Parameters 18
Parameter Range Default 20
Parameter Description 20
Adding the Clean-Up PLL 23
Adding the External TX PLL 24
Simulating Altera IP Cores 27
Understanding the Testbench 28
Running the Testbench 28
Parameter Value 29
Functional Description 31
Information 35
AUX Interface 39
AUX Interface Signals 40
AUX RX Interface Data Signals 41
AUX TX Interface Data Signals 42
AUX Interface Synchronization 47
Auxiliary Latency Cycles 47
Direct IQ Interface 51
Direct HDLC Serial Interface 57
RX MII Signals 62
TX MII Signals 63
MII Status Signals 64
CPU Interface Signals 66
Specifying the Control Word 67
Auto-Rate Negotiation 70
Extended Delay Measurement 71
Resolution 72
Deterministic Latency 73
CPRI Link 75
Interface to the External PLL 78
Testing Features 79
CPRI v6.0 IP Core Signals 82
Clock Name 86
Direction 86
CPRI v6.0 IP Core Registers 90
2015.02.16 91
INTR Register 92
L1_STATUS Register 92
L1_CONFIG Register 93
BIT_RATE_CONFIG Register 94
PROT_VER Register 95
TX_SCR Register 96
RX_SCR Register 96
CM_CONFIG Register 97
CM_STATUS Register 98
START_UP_SEQ Register 98
START_UP_TIMER Register 99
FLSAR Register 100
CTRL_INDEX Register 100
TX_CTRL Register 101
RX_CTRL Register 102
RX_ERR Register 102
LOOPBACK Register 103
RX_BFN Register 103
Bits Field Name Type Value on 104
Description 104
TX_DELAY Register 105
RX_DELAY Register 106
TX_EX_DELAY Register 107
RX_EX_DELAY Register 107
ROUND_TRIP_DELAY Register 108
XCVR_BITSLIP Register 108
UG-01156 110
Subscribe 110
Send Feedback 110
Altera Corporation 112
Additional Information 113
How to Contact Altera 114
Typographic Conventions 114
Visual Cue Meaning 115

Komentarze do niniejszej Instrukcji

Brak uwag

Altera CPRI v6.0 MegaCore Function Instrukcja Użytkownika Strona 30

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera CPRI v6.0 MegaCore Function