Altera Cyclone V E FPGA Development Board Instrukcja Użytkownika Pobierz pdf (Strona 31)

Chapter 2: Board Components 2–23

General User Input/Output

March 2013 Altera Corporation Cyclone V E FPGA Development Board

Reference Manual

Table 2–18 lists the LCD pin definitions, and is an excerpt from Lumex data sheet.

f For more information such as timing, character maps, interface guidelines, and other

related documentation, visit www.lumex.com.

Debug Header

This development board includes two 2×8 debug headers for debug purposes. The

FPGA I/Os route directly to the header for design testing, debugging, or quick

verification.

Table 2–19 summarizes the debug header pin assignments, signal names, and

functions.

LCD_D_Cn

AK11 2.5-V LCD data or command select

LCD_WEn

AK10 2.5-V LCD write enable

LCD_CSn

AJ12 2.5-V LCD chip select

Table 2–17. Character LCD Pin Assignments, Schematic Signal Names, and Functions

Board

Reference (J14)

Schematic Signal Name

Cyclone V E FPGA

Pin Number

I/O Standard Description

Table 2–18. LCD Pin Definitions and Functions

Number

Symbol Level Function

—

Power supply

5 V

—GND (0 V)

— For LCD drive

4RS H/L

H: Data input

L: Instruction input

5R/W H/L

H: Data read (module to MPU)

L: Data write (MPU to module)

6 E H, H to L Enable

7–14 DB0–DB7 H/L Data bus—software selectable 4-bit or 8-bit mode

Table 2–19. Debug Header Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 2)

Board

Reference

Schematic Signal

Name

Cyclone V E FPGA

Pin Number

I/O

Standard

Description

Debug Header (J15)

HEADER_D0

H21 1.5-V Single-ended signal for debug purposes only

HEADER_D1

G21 1.5-V Single-ended signal for debug purposes only

HEADER_D2

G22 1.5-V Single-ended signal for debug purposes only

HEADER_D3

E26 1.5-V Single-ended signal for debug purposes only

HEADER_D4

E25 1.5-V Single-ended signal for debug purposes only

HEADER_D5

C27 1.5-V Single-ended signal for debug purposes only

HEADER_D6

C26 1.5-V Single-ended signal for debug purposes only

1 2 ... 26 27 28 29 30 31 32 33 34 35 36 ... 55 56

Komentarze do niniejszej Instrukcji

Brak uwag

Altera Cyclone V E FPGA Development Board Instrukcja Użytkownika Strona 31

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera Cyclone V E FPGA Development Board