Altera DSP Development Kit, Stratix V Edition Instrukcja Użytkownika Strona 55

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 58
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 54
Appendix A: Programming the Flash Memory Device A–5
Restoring the MAX V CPLD to the Factory Settings
July 2013 Altera Corporation DSP Development Kit, Stratix V Edition
User Guide
13. The restore script cannot restore the board’s MAC address automatically. In the
Nios II command shell, type the following Nios II EDS command:
nios2-terminal r
and follow the instructions in the terminal window to generate a unique MAC
address.
f To ensure that you have the most up-to-date factory restore files and information
about this product, refer to the DSP Development Kit, Stratix V Edition page of the
Altera website.
Restoring the MAX V CPLD to the Factory Settings
This section describes how to restore the original factory contents to the MAX V
CPLD on the development board. Make sure you have the Nios II EDS installed, and
perform the following instructions:
1. Set the board switches to the factory default settings described in “Factory Default
Switch Settings” on page 4–2.
1 DIP switch SW3.1 set to on includes the MAX V device in the JTAG chain.
2. Launch the Quartus II Programmer.
3. Click Auto Detect.
4. Click Add File and select <install
dir>\kits\stratixVGS_5sgsmd5kf40_dsp\factory_recovery\max5.pof.
5. Turn on the Program/Configure option for the added file.
6. Click Start to download the selected configuration file to the MAX V CPLD.
Configuration is complete when the progress bar reaches 100%.
f To ensure that you have the most up-to-date factory restore files and information
about this product, refer to the DSP Development Kit, Stratix V Edition page of the
Altera website.
Przeglądanie stron 54
1 2 ... 50 51 52 53 54 55 56 57 58

Komentarze do niniejszej Instrukcji

Brak uwag