Altera Interlaken MegaCore Function Instrukcja Użytkownika Strona 60
- Strona / 90
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
5–8 Chapter 5: Signals
Out-of-Band Flow Control Interface Signals
Interlaken MegaCore Function June 2012 Altera Corporation
User Guide
Out-of-Band Flow Control Interface Signals
The out-of-band flow control interface is present only in Interlaken MegaCore
function variations that include an out-of-band flow control block. Table 5–9 and
Table 5–11 describe the out-of-band flow control interface signals.
RX Out-of-Band Flow Control Signals
The receive out-of-band flow control interface receives input flow-control clock, data,
and sync signals and sends out calendar and status information. Table 5–9 describes
the receive out-of-band flow control interface signals specified in the Interlaken
Protocol Definition, Revision 1.2. Table 5–10 describes the signals on the application side
of the RX out-of-band flow control block.
tx_control_burst_max_in[3:0]
Input
Holds the next value of the BurstMax Interlaken parameter for dynamic
configuration. The Interlaken MegaCore function supports the following
valid values for BurstMax:
■ 128 bytes, specified with
tx_control_burst_max_in
== 2.
■ 256 bytes, specified with
tx_control_burst_max_in
== 4.
This signal is present only if you enable dynamic configuration of the
Interlaken burst parameters in the Interlaken parameter editor.
tx_control_burst_short_in
[3:0]
Input
Holds the next value of the BurstShort Interlaken parameter for dynamic
configuration. The Interlaken MegaCore function supports the following
valid values for BurstShort in Interlaken variations that support dynamic
configuration of BurstShort:
■ 32 bytes, specified with
tx_control_burst_short_in
== 2.
■ 64 bytes, specified with
tx_control_burst_short_in
== 4.
This signal is present only if you enable dynamic configuration of the
Interlaken burst parameters in the Interlaken parameter editor. For
information about the Interlaken variations that support enabling
BurstShort dynamic configuration, refer to “Burst Parameters” on
page 3–3 and “Interlaken Interface” on page 4–2.
Note to Table 5–8:
(1) The Interlaken MegaCore function supports two channels on the application interface. The string “
chX
” in a signal name indicates two distinct
signal names, one with “
ch0
” and one with “
ch1
”, corresponding to the two channels, channel 0 and channel 1.
Table 5–8. TX Application Interface SIgnals
(1)
(Part 2 of 2)
Signal Direction Description
Table 5–9. RX Out-of-Band Flow Control Interface Signals (Part 1 of 2)
Signal Direction Description
rx_oob_in_fc_clk
(1)
Input
Input reference clock from an upstream out-of-band TX block. This
signal clocks the
rx_oob_in_fc_data
and
rx_oob_in_fc_sync
signals. You must connect this signal to a device pin. Refer to
“Out-of-Band Flow Control Block Recommended Clock Frequencies”
on page 4–11.
- User Guide 1
- Interlaken MegaCore Function 1
- Contents 3
- Chapter 5. Signals 4
- Contents v 5
- Features 7
- Device Family Support 8
- MegaCore Verification 9
- Release Information 10
- Installation and Licensing 10
- OpenCore Evaluation 12
- 2. Getting Started 13
- Qsys Design Flow Summary 14
- Qsys Design Flow 16
- Specifying Parameters 17
- Completing the Qsys System 18
- Simulating the System 18
- Specifying Constraints 19
- I/O Standard Constraints 20
- 3. Parameter Settings 23
- Lane Rate 24
- Number of Words in Meta Frame 24
- Exclude Transceiver 24
- Burst Parameters 25
- 4. Functional Description 27
- Architecture Overview 28
- Interfaces Overview 28
- Note to Table 4–1: 29
- Avalon-ST Interface 30
- Clocking and Reset Structure 31
- MAC Clock Verified Frequency 35
- PCS Clock Frequencies 36
- Transmit Path 37
- Receive Path 43
- Channel Filtering Blocks 45
- Packet Regrouper 45
- Calendar and Status Block 46
- Lane Status Block 47
- High-Speed I/O Block 48
- Transceivers 49
- 5. Signals 53
- Exclude transceivers 54
- Chapter 5: Signals 5–3 55
- Note to Table 5–2: 56
- Note to Table 5–3: 56
- Application Interface Signals 57
- Note to Table 5–6: 58
- Chapter 5: Signals 5–7 59
- Note to Table 5–8: 60
- Note to Table 5–9: 61
- Note to Table 5–10: 61
- Note to Table 5–11: 62
- Note to Table 5–12: 62
- Transceiver Banks 63
- Running a Design Example 65
- Setting Up the Design Example 66
- Function 69
- Simulation 73
- Reset Signals 79
- Required Reset Sequence 80
- Additional Information 87
- Typographic Conventions 88
- Visual Cue Meaning 89
- Info–4 Additional Information 90
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera Interlaken MegaCore Function
Urządzenia pomiarowe Altera High-Speed Development Kit, Stratix GX Edition Instrukcja Użytkownika
(140 strony)
(140 strony)
Urządzenia pomiarowe Altera Internal Memory (RAM and ROM) IP Core Instrukcja Użytkownika
(57 strony)
(57 strony)
Urządzenia pomiarowe Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Instrukcja Użytkownika
(196 strony)
(196 strony)
Urządzenia pomiarowe Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Instrukcja Użytkownika
(413 strony)
(413 strony)
Urządzenia pomiarowe Altera Mentor Verification IP Altera Edition AMBA AXI4-St Instrukcja Użytkownika
(231 strony)
(231 strony)
Urządzenia pomiarowe Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Instrukcja Użytkownika
(783 strony)
(783 strony)
Urządzenia pomiarowe Altera PCI Development Kit, Cyclone II Edition Getting St Instrukcja Użytkownika
(40 strony)
(40 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.099 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji