Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Instrukcja Użytkownika Strona 84

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 783
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 83
Mentor VIP AE AXI3/4 User Guide, V10.2b
66
SystemVerilog AXI3 and AXI4 Master BFMs
execute_write_resp_ready()
September 2013
execute_write_resp_ready()
This AXI4 task executes a write response ready by placing the ready argument value onto the
BREADY signal. It will block for one ACLK period.
AXI3 BFM
Note
The execute_write_resp_ready() task is not available in the AXI3 BFM. Use the
get_write_response_phase() task along with the transaction record
write_response_ready_delay field.
AXI4 Example
// Assert and deassert the BREADY signal
forever begin
bfm.execute_write_resp_ready(1'b0);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
bfm.execute_write_resp_ready(1'b1);
bfm.wait_on(AXI4_CLOCK_POSEDGE);
end
Prototype
task automatic execute_write_resp_ready
(
bit ready
);
Arguments ready
The value to be placed onto the BREADY signal
Returns
None
Przeglądanie stron 83
1 2 ... 79 80 81 82 83 84 85 86 87 88 89 ... 782 783

Komentarze do niniejszej Instrukcji

Brak uwag