
2–46 Chapter 2: Board Components
Memory
Arria II GX FPGA Development Board Reference Manual February 2011 Altera Corporation
U22.A10 Address bus
FSM_A5
2.5-V
C8
U22.B2 Address bus
FSM_A6
N9
U22.B10 Address bus
FSM_A7
D20
U22.N6 Address bus
FSM_A8
A23
U22.P3 Address bus
FSM_A9
B24
U22.P4 Address bus
FSM_A10
C24
U22.P8 Address bus
FSM_A11
E25
U22.P9 Address bus
FSM_A12
F21
U22.P10 Address bus
FSM_A13
J19
U22.P11 Address bus
FSM_A14
H19
U22.R3 Address bus
FSM_A15
K21
U22.R4 Address bus
FSM_A16
L21
U22.R8 Address bus
FSM_A17
F25
U22.R9 Address bus
FSM_A18
F26
U22.R10 Address bus
FSM_A19
G23
U22.R11 Address bus
FSM_A20
H21
U22.B1 Address bus
FSM_A21
M13
U22.A1 Address bus
FSM_A22
P7
U22.J10 Data bus
FSM_D0
A19
U22.J11 Data bus
FSM_D1
C18
U22.K10 Data bus
FSM_D2
D28
U22.K11 Data bus
FSM_D3
B19
U22.L10 Data bus
FSM_D4
E19
U22.L11 Data bus
FSM_D5
E18
U22.M10 Data bus
FSM_D6
G19
U22.M11 Data bus
FSM_D7
F19
U22.D10 Data bus
FSM_D8
D21
U22.D11 Data bus
FSM_D9
D23
U22.E10 Data bus
FSM_D10
D24
U22.E11 Data bus
FSM_D11
A25
U22.F10 Data bus
FSM_D12
B25
U22.F11 Data bus
FSM_D13
A26
U22.G10 Data bus
FSM_D14
C26
U22.G11 Data bus
FSM_D15
A27
U22.D1 Data bus
FSM_D16
R9
U22.D2 Data bus
FSM_D17
R10
U22.E1 Data bus
FSM_D18
R8
U22.E2 Data bus
FSM_D19
A17
U22.F1 Data bus
FSM_D20
D22
Table 2–44. SSRAM Pin Assignments, Schematic Signal Names, and Functions (Part 2 of 3)
Board Reference Description
Schematic Signal Name
I/O Standard
Arria II GX Device
Pin Number
Komentarze do niniejszej Instrukcji