Altera GPIO Instrukcja Użytkownika Strona 9

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 22
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 8
The following table lists the Altera GPIO IP core main interfaces:
Table 2: Altera GPIO IP Core Interfaces
Interface Description
Pad Interface Connects the Altera GPIO IP core to the pads. This interface can be an input,
output or bidirectional interface, depending on the configuration of the
Altera GPIO IP core.
Data Interface An input and/or output interface to the core. Consists of different signals,
depending on the configuration of the Altera GPIO IP core.
Clock Interface An input clock interface. Consists of different signals, depending on the
configuration of the Altera GPIO IP core. The Altera GPIO IP core can have
0, 1, 2 or 4 clock inputs depending on the configuration. Clock ports appear
differently in different configurations, to reflect the actual function
performed by the clock signal.
Termination Interface Connects the Altera GPIO IP core to the buffers.
Reset Interface Connects the Altera GPIO IP core to the DDIOs.
Interface Signals
The following figure list the signals for the data, clock, termination, reset, and pad interfaces.
Pad Interface Signals
Pad interface is the physical connection from the Altera GPIO IP core to the pad. When you configure the
Altera GPIO IP core as an output, the pad signal in an output signal. When you configure the Altera
GPIO IP core as an input, the pad signal is an input signal. When you configure the Altera GPIO IP core
as bidirectional, the pad signal is a bidirectional signal.
SIZE is the data width selected from the GUI.
ug-altera_gpio
2014.08.18
Interface Signals
9
Altera GPIO IP Core User Guide
Altera Corporation
Send Feedback
Przeglądanie stron 8
1 2 3 4 5 6 7 8 9 10 11 12 13 14 ... 21 22

Komentarze do niniejszej Instrukcji

Brak uwag