Altera POS-PHY Level 4 IP Core Instrukcja Użytkownika Strona 136
- Strona / 142
- Spis treści
- ROZWIĄZYWANIE PROBLEMÓW
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
G–6 Appendix G: Conversion from v2.2.x
Transmitter Signals
POS-PHY Level 4 IP Core User Guide December 2014 Altera Corporation
ctl_ax_fth ctl_a0_txfth
No change.
ctl_ax_errchk_chkpkt ctl_a0_errchk_chpkt
stat_td_fifo_emptyN stat_tc_txfifo_empty
err_aN_fifo_oflwN err_a0_txfifo_oflw
err_aN_meopN err_a0_meopN
err_aN_msopN err_a0_msopN
stat_aN_mp_erradrN stat_a0_mp_erradr
ctl_ts_status_mode —
Determines the pessimistic/optimistic
behavior.
stat_ty_extstat stat_a0_extstat
No change.
stat_ty_extstat_adr stat_a0_extstat_adr
stat_ty_extstat_val stat_a0_extstat_val
ctl_ts_statedge ctl_ts_statedge
ctl_ts_sync_good_threshold ctl_ts_dip2_good_threshold
Reduced to 4-bit only.
ctl_ts_sync_bad_threshold ctl_ts_dip2_bad_threshold
stat_ts_sync stat_ts_tstat_sync
Slight behavior change.
ctl_ts_rsfrm —
New.
stat_ts_disabled —
stat_ts_dip2state stat_ts_dip2state
No change.
err_ts_frm err_ts_tstat_frm
err_ts_dip2 err_ts_dip2
ctl_ts_callen ctl_ts_txcallen
ctl_ts_calm ctl_ts_txcalm
stat_ts_calsel –
New.
tav_clk
–
New Avalon-MM interface signals. These
signals are present only when Asymmetric
Port Feature is turned on.
tav_reset_n
tied
high in the IP Toolbench top-level file.
tav_reset_n
–
tav_address
–
tav_chipselect
–
tav_write
–
tav_read
–
tav_writedata
–
tav_readdata
–
tav_waitrequest
–
ctl_td_holb_disable –
New. Replaces the ignore backpressure
wizard-selectable feature.
stat_td_holb –
New.
ctl_td_maxt ctl_tc_txmaxt
No change.
ctl_td_alpha ctl_tc_txalpha
ctl_td_burstlen ctl_tc_burstlen
Table G–2. Transmitter Signal Changes (Part 2 of 3)
Version 2.4.x and 2.3.x Signal
Name
Version 2.2.x Signal Name Notes
- User Guide 1
- POS-PHY Level 4 IP Core 1
- 1. About This IP Core 3
- General Description 5
- Interfaces & Protocols 6
- IP Core Verification 7
- OpenCore Plus IP Evaluation 9
- 2. Getting Started 11
- Using the Parameter Editor 12
- Upgrading Outdated IP Cores 13
- Specify Parameters 15
- Simulate the Design 17
- 3. Parameter Settings 21
- LVDS Data Rate 22
- PLL Input Frequency 23
- Data Path Width 23
- Buffer Mode 23
- Basic Parameters 24
- Atlantic FIFO Buffer Clock 25
- Atlantic Interface Width 25
- Optional Features 26
- Transmitter Options 27
- Receiver Options 28
- Starving Starving Starving 29
- Starving Hungry Hungry 29
- Starving Satisfied Satisfied 29
- FIFO RAM Blocks 30
- Note to Table 3–5: 31
- Protocol Parameters 32
- Features 39
- Block Description 39
- ALTLVDS_RX IP Core 41
- Data Processor (rx_data_proc) 42
- Atlantic Buffers 43
- Individual Buffers 44
- Status Processor 45
- Notes to Figure 4–3: 46
- Note to Table 4–1: 47
- Notes to Figure 4–4: 48
- Requirements for rxsys_clk 49
- Reset Structure 50
- Error Flagging and Handling 50
- SPI-4.2 Protocol Errors 51
- Notes to Table 4–3: 53
- DIP-4 Marking 54
- Notes to Figure 4–8: 56
- Missing SOP 59
- Missing EOP 60
- Note to Table 4–7: 62
- Note to Table 4–8: 63
- Note to Table 4–9: 63
- Latency Information 68
- Data Processor (tx_data_proc) 74
- Status Bypass Port 77
- Clock Structure 78
- Multiple Clock Domain 79
- Notes to Figure 5–4: 80
- Note to Table 5–5: 88
- 6. Testbench 99
- Variation 100
- Receiver 100
- Receiver Testbench Examples 101
- 6–4 Chapter 6: Testbench 102
- Chapter 6: Testbench 6–5 103
- 6–6 Chapter 6: Testbench 104
- Chapter 6: Testbench 6–7 105
- 6–8 Chapter 6: Testbench 106
- A. Start-Up Sequence 107
- Troubleshooting 109
- Issues and Tips—Miscellaneous 111
- Separate PLLs 113
- Shared PLL 113
- "<rx_pll>" 114
- Note to Table C–1: 115
- D. Board Design 117
- Probe Points 118
- Spare Pins 119
- JTAG Scan Chain 119
- D–4 Appendix D: Board Design 120
- Design for Testability 120
- Introduction 121
- Static Alignment 125
- Dynamic Alignment 126
- Altera Solutions 126
- Dynamic Phase Alignment (DPA) 127
- AC Timing Analysis 128
- Budgets 129
- G. Conversion from v2.2.x 131
- Receiver Signals 132
- Transmitter Signals 134
- Additional Information 139
- Note to Table: 140
- Additional Information Info–3 141
- Typographic Conventions 141
- Info–4 Additional Information 142
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera POS-PHY Level 4 IP Core
Urządzenia pomiarowe Altera PowerPlay Early Power Estimator for Altera CPLDs Instrukcja Użytkownika
(30 strony)
(30 strony)
Urządzenia pomiarowe Altera QDRII SRAM Controller MegaCore Function Instrukcja Użytkownika
(68 strony)
(68 strony)
Urządzenia pomiarowe Altera RLDRAM II Controller MegaCore Function Instrukcja Użytkownika
(62 strony)
(62 strony)
Urządzenia pomiarowe Altera SerialLite III Streaming MegaCore Function Instrukcja Użytkownika
(68 strony)
(68 strony)
Urządzenia pomiarowe Altera Signal Integrity Development Kit, Stratix V GX Edi Instrukcja Użytkownika
(52 strony)
(52 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.045 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji