Altera POS-PHY Level 4 IP Core Instrukcja Użytkownika Strona 31
- Strona / 142
- Spis treści
- ROZWIĄZYWANIE PROBLEMÓW
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Chapter 3: Parameter Settings 3–11
Optional Features
December 2014 Altera Corporation POS-PHY Level 4 IP Core User Guide
Each FIFO RAM block is implemented independently in the available device memory
(for example, with M512, M4K, or M9K blocks) and each device memory has a fixed
number of available configurations. The FIFO RAM block depth for small buffer
configurations (such as 128 × 36 of M4K memory) can be smaller than the minimum
configurable depth of the memory element, meaning that the remainder of the
memory is wasted. By using 2 FIFO RAM blocks instead of 4 you may get better
memory utilization. Figure 3–3 shows the comparison of FIFO RAM blocks.
Both FIFO buffer width and FIFO buffer size affect memory utilization. The
improvement for a two block FIFO buffer configuration versus a four block FIFO
buffer configuration ranges from half the memory consumption for small buffers, to
the same memory consumption for large buffers.
Table 3–5 gives a comparison of the memory utilization for a Stratix II device with 4
FIFO RAM blocks versus 2 FIFO RAM blocks.
Figure 3–3. Comparison of FIFO RAM Blocks
Table 3–5. Memory Utilization Comparison (Note 1)
Buffer
Size
(bytes)
Atlantic Interface Width 32 Atlantic Interface Width 64
2 FIFO RAM Blocks 4 FIFO RAM Blocks 2 FIFO RAM Blocks 4 FIFO RAM Blocks
512 4 M4K 4 M4K + 4 M512 4 M4K + 2 M512 8 M4K + 4 M512
1,024 4 M4K 8 M4K 6 M4K 8 M4K + 4 M512
2,048 6 M4K 8 M4K 6 M4K 12 M4K
4,096 12 M4K 12 M4K 10 M4K 12 M4K
8,192 24 M4K 24 M4K 20 M4K 20 M4K
Note to Table 3–5:
(1) Stratix II device, receive (Rx), shared buffer, data path width 32, parity enabled.
Read Side
FIFO Block 0
(size = fifo_size/4)
Write Side
FIFO Block 1
(size = fifo_size/4)
FIFO Block 2
(size = fifo_size/4)
FIFO Block 3
(size = fifo_size/4)
Read Side
FIFO Block 0
(size = fifo_size/2)
Write Side
FIFO Block 1
(size = fifo_size/2)
4 FIFO RAM Blocks
2 FIFO RAM Blocks
- User Guide 1
- POS-PHY Level 4 IP Core 1
- 1. About This IP Core 3
- General Description 5
- Interfaces & Protocols 6
- IP Core Verification 7
- OpenCore Plus IP Evaluation 9
- 2. Getting Started 11
- Using the Parameter Editor 12
- Upgrading Outdated IP Cores 13
- Specify Parameters 15
- Simulate the Design 17
- 3. Parameter Settings 21
- LVDS Data Rate 22
- PLL Input Frequency 23
- Data Path Width 23
- Buffer Mode 23
- Basic Parameters 24
- Atlantic FIFO Buffer Clock 25
- Atlantic Interface Width 25
- Optional Features 26
- Transmitter Options 27
- Receiver Options 28
- Starving Starving Starving 29
- Starving Hungry Hungry 29
- Starving Satisfied Satisfied 29
- FIFO RAM Blocks 30
- Note to Table 3–5: 31
- Protocol Parameters 32
- Features 39
- Block Description 39
- ALTLVDS_RX IP Core 41
- Data Processor (rx_data_proc) 42
- Atlantic Buffers 43
- Individual Buffers 44
- Status Processor 45
- Notes to Figure 4–3: 46
- Note to Table 4–1: 47
- Notes to Figure 4–4: 48
- Requirements for rxsys_clk 49
- Reset Structure 50
- Error Flagging and Handling 50
- SPI-4.2 Protocol Errors 51
- Notes to Table 4–3: 53
- DIP-4 Marking 54
- Notes to Figure 4–8: 56
- Missing SOP 59
- Missing EOP 60
- Note to Table 4–7: 62
- Note to Table 4–8: 63
- Note to Table 4–9: 63
- Latency Information 68
- Data Processor (tx_data_proc) 74
- Status Bypass Port 77
- Clock Structure 78
- Multiple Clock Domain 79
- Notes to Figure 5–4: 80
- Note to Table 5–5: 88
- 6. Testbench 99
- Variation 100
- Receiver 100
- Receiver Testbench Examples 101
- 6–4 Chapter 6: Testbench 102
- Chapter 6: Testbench 6–5 103
- 6–6 Chapter 6: Testbench 104
- Chapter 6: Testbench 6–7 105
- 6–8 Chapter 6: Testbench 106
- A. Start-Up Sequence 107
- Troubleshooting 109
- Issues and Tips—Miscellaneous 111
- Separate PLLs 113
- Shared PLL 113
- "<rx_pll>" 114
- Note to Table C–1: 115
- D. Board Design 117
- Probe Points 118
- Spare Pins 119
- JTAG Scan Chain 119
- D–4 Appendix D: Board Design 120
- Design for Testability 120
- Introduction 121
- Static Alignment 125
- Dynamic Alignment 126
- Altera Solutions 126
- Dynamic Phase Alignment (DPA) 127
- AC Timing Analysis 128
- Budgets 129
- G. Conversion from v2.2.x 131
- Receiver Signals 132
- Transmitter Signals 134
- Additional Information 139
- Note to Table: 140
- Additional Information Info–3 141
- Typographic Conventions 141
- Info–4 Additional Information 142
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera POS-PHY Level 4 IP Core
Urządzenia pomiarowe Altera PowerPlay Early Power Estimator for Altera CPLDs Instrukcja Użytkownika
(30 strony)
(30 strony)
Urządzenia pomiarowe Altera QDRII SRAM Controller MegaCore Function Instrukcja Użytkownika
(68 strony)
(68 strony)
Urządzenia pomiarowe Altera RLDRAM II Controller MegaCore Function Instrukcja Użytkownika
(62 strony)
(62 strony)
Urządzenia pomiarowe Altera SerialLite III Streaming MegaCore Function Instrukcja Użytkownika
(68 strony)
(68 strony)
Urządzenia pomiarowe Altera Signal Integrity Development Kit, Stratix V GX Edi Instrukcja Użytkownika
(52 strony)
(52 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.060 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji