Altera SDI II MegaCore Instrukcja Użytkownika Strona 77
- Strona / 89
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Signal Width Direction Description
rx_trs_locked
1S Output TRS locked, indicating that six consecutive TRSs with same
timing has been spotted.
rx_frame_locked
1 Output Frame locked, indicating that multiple frames with same timing
has been spotted.
rx_ln
11S Output Receiver line number output. Applicable for all modes except
SD-SDI.
rx_ln_b
11S Output Receiver line number output for link B. Applicable for 3G-SDI,
HD-SDI dual link, triple standard, and multi standard (up to
12G) modes only.
rx_clkout
1 Output Receiver CDR clock output.
rx_clkout_b
1 Output Receiver CDR clock output for link B.
rx_dataout_b
20 Output Receiver parallel data out for link B. Applicable for HD-SDI dual
link configuration only.
rx_dataout_
valid_b
1 Output Data valid from the oversampling logic. The receiver asserts this
signal to indicate current data on rx_dataout_b is valid. The
timing (H: High, L: Low) for each video standard is identical to
the rx_dataout_valid signal.
rx_align_locked_
b
1 Output Alignment locked for link B, indicating that a TRS has been
spotted and word alignment is performed. Applicable for HD-
SDI dual link configuration only.
rx_trs_locked_b
1 Output TRS locked for link B, indicating that six consecutive TRSs with
same timing has been spotted. Applicable for HD-SDI dual link
configuration only.
rx_frame_locked_
b
1 Output Frame locked for link B, indicating that multiple frames with
same timing has been spotted.
rx_dl_locked
1 Output Dual link locked, indicating that both ports are aligned.
Applicable for HD-SDI dual link configuration only.
rx_trs_loose_
lock_out
1S Output Indicates that the receiver protocol block detects a single and
valid TRS locking signal. This signal must be used to drive rx_
trs_loose_lock_in of the receiver transceiver block.
rx_trs_loose_
lock_out_b
1 Output Indicates that the receiver protocol block for link B detects a
single and valid TRS locking signal. This signal must be used to
drive rx_trs_loose_lock_in_b of the receiver transceiver block.
Applicable for HD-SDI dual link configuration only.
UG-01125
2015.05.04
SDI II IP Core Signals
4-35
SDI II IP Core Functional Description
Altera Corporation
Send Feedback
- SDI II IP Core User Guide 1
- Contents 2
- Altera Corporation 3
- Item Description 4
- SDI II IP Core Overview 6
- SMPTE372 Dual Link Support 7
- HD Dual-Link Receiver 9
- 3-GB Receiver 10
- SMPTE RP168 Switching Support 11
- Dynamic TX Clock Switching 12
- UG-01125 13
- 2015.05.04 13
- Resource Utilization 14
- Block Memory Bits 15
- Registers 15
- Secondary Logic 15
- Installation and Licensing 16
- Design Walkthrough 16
- Launching IP Catalog 17
- Parameterizing the IP Core 18
- Timing Violation 19
- Programming an FPGA Device 20
- Design Reference 20
- SDI II IP Core Parameters 21
- Parameter Value Description 22
- Design Examples 24
- Testbench 25
- Example Design 25
- Input Signal Connection 26
- Design Example 27
- Video Pattern Generator 30
- Send Feedback 30
- Related Information 31
- Interfaces 36
- Logical Channel Number 36
- Signal Width Directio 42
- Description 42
- Protocol 44
- TX PHY Management 45
- & PHY Adapter 45
- TX Protocol Transceiver 45
- Payload ID 45
- Transceiver 47
- Receiver 48
- RX Protocol 49
- RX PHY Management 49
- Management 50
- & PHY Adapter Transceiver 50
- PHY Adapter 52
- Submodules 56
- Insert/Check CRC 57
- Insert Payload ID 57
- Match TRS 59
- Scrambler 59
- TX Sample 60
- Clock Enable Generator 60
- RX Sample 61
- Step Process Description 62
- Detect Video Standard 63
- Detect 1 and 1/1.001 Rates 63
- Transceiver Controller 63
- Descrambler 64
- TRS Aligner 65
- OUTPUT DATA 66
- OUTPUT LN 66
- Sync Streams 67
- Convert SD Bits 68
- Insert Sync Bits 68
- Clocking Scheme 69
- SDI II IP Core Signals 69
- Additional Information 87
- Date Version Changes 88
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera SDI II MegaCore
Urządzenia pomiarowe Altera Serial Digital Interface (SDI) MegaCore Function Instrukcja Użytkownika
(140 strony)
(140 strony)
Urządzenia pomiarowe Altera 100G Development Kit, Stratix V GX Edition Instrukcja Użytkownika
(44 strony)
(44 strony)
Urządzenia pomiarowe Altera Stratix V Avalon-MM Interface for PCIe Solutions Instrukcja Użytkownika
(184 strony)
(184 strony)
Urządzenia pomiarowe Altera 10-Gbps Ethernet MAC MegaCore Function Instrukcja Użytkownika
(175 strony)
(175 strony)
Urządzenia pomiarowe Altera Triple Speed Ethernet MegaCore Function Instrukcja Użytkownika
(223 strony)
(223 strony)
Urządzenia pomiarowe Altera 8B10B Encoder/Decoder MegaCore Function Instrukcja Użytkownika
(32 strony)
(32 strony)
Urządzenia pomiarowe Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core Instrukcja Użytkownika
(11 strony)
(11 strony)
Urządzenia pomiarowe Altera Embedded Systems Development Kit, Cyclone III Edit Instrukcja Użytkownika
(82 strony)
(82 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.073 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji