Altera 40-Gbps Ethernet MAC and PHY MegaCore Function Instrukcja Użytkownika Strona 165
- Strona / 199
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Address Name Bits Description HW Reset Value Access
0x411 MDIO_RDATA
[31] Link is busy. 1b’0 R
[15:0] Result of previous read. 0x0000 R
0x412 MDIO_ADDR
[14:10] PHY address driven to external
module.
5’h00 RW
[9:5] PHY address to access. 5’h00 RW
[4:0] DEV address. 5’h01 RW
0x413 MDIO_CMD
[3] Address of the register to be written. 1b’0 RW
[2] Write signal. 1b’0 RW
[1] Address of the register to read. This
address post increments.
1b’0 RW
[0] Read signal. 1b’0 RW
Related Information
40-100GbE IP Core Example Design on page 5-1
Altera provides an example design with the 40-100GbE IP core. This example design is ready for
compilation and can be configured on a target device. The listed registers are part of the example design.
2‑Wire Serial Interface Registers
Several optical modules use the 2-wire serial interface protocol, which requires only limited resources.
This interface uses two, bidirectional open-drain lines, a serial data line (SDA) and a serial clock (SCL).
The master node drives the clock and addresses slaves. Data is sent most significant bit first. The slave
node receives the clock and address. Unlike the MDIO protocol, the 2-wire serial interface can include
multiple masters. In addition, the master and slave roles may be changed after a STOP message is sent.
The interface has an eight-bit address space, so a maximum of 255 nodes can communicate. The interface
runs at 400 KHz.
Table 3-52: 2‑Wire Serial Interface Registers
Describes the 2-wire serial registers in the 40-100GbE IP core example design. Refer to the datasheet for your
2-wire device for more information.
Note:
The 2-wire serial interface in the IP core example design does not support the specialized CRC-8 check or
multibyte transaction modes.
Address Name Bits Description HW Reset Value Access
0x420 2WS_WDATA [7:0] Data to be written. 0x00 RW
3-118
2‑Wire Serial Interface Registers
UG-01088
2014.12.15
Altera Corporation
Functional Description
Send Feedback
- MegaCore Function User Guide 1
- Contents 2
- PHY MegaCore Function 4
- 40- or 100-GbE MAC 5
- Device Family Support 7
- IP Core Verification 9
- Simulation Environment 10
- Hardware Testing 10
- Module ALMs Logic Registers 11
- Release Information 21
- Item Description 22
- Getting Started 23
- OpenCore Plus IP Evaluation 24
- IP Core Parameters 25
- Parameter Type Range Default 28
- Parameter Description 28
- Simulating the IP Core 32
- Pin Assignments 33
- 40-100GbE IP Core Testbenches 36
- Testbenches with Adapters 37
- File Names Description 38
- Testbenches without Adapters 40
- Initializing the IP Core 46
- High Level System Overview 49
- 40-100GbE IP Core TX Datapath 50
- Address Insertion 51
- Length/Type Field Processing 52
- Frame Padding 52
- Client Interface 53
- Data Bus Width (Bits) 53
- 40GbE IP Core 100GbE IP Core 53
- 40-100GbE IP Core RX Datapath 67
- RX CRC Forwarding 69
- Address Checking 71
- Inter‑Packet Gap 71
- Pause Ignore 71
- Name Direction Description 73
- 100GbE CAUI–4 PHY 79
- Pause Transmission Logic 82
- Statistics Counters Interface 86
- Name Signal 87
- Direction 87
- Description 87
- Control Data Description 89
- Lane to Lane Deskew Interface 90
- MII Control 91
- MII Data 91
- PCS BER Monitor 92
- Control and Status Interface 98
- Signal Name Description 100
- UG-01088 101
- 2014.12.15 101
- Related Information 102
- Send Feedback 103
- Altera Corporation 103
- Functional Description 103
- Software Interface: Registers 123
- Register Description 124
- 40-100GbE IP Core Registers 126
- Address Name Applicable 128
- Device(s) 128
- Bit Description HW Reset 128
- Bits Description HW Reset 130
- Lock Status Registers 131
- Bit Error Flag Registers 133
- PCS Hardware Error Register 134
- BER Monitor Register 134
- Test Mode Register 135
- Test Pattern Counter Register 135
- MAC and PHY Reset Registers 136
- PCS‑VLANE Registers 138
- PRBS Registers 139
- 40GBASE-KR4 Registers 139
- Pause Registers 149
- MAC Hardware Error Register 151
- CRC Configuration Register 152
- MAC Address Registers 154
- Statistics Registers 155
- PMD Registers 163
- MDIO Registers 164
- Ethernet Glossary 166
- Term Definition 167
- Subscribe 169
- Core v12.0 Release 173
- 10GBASE-KR Registers 174
- Bit R/W Name Description 175
- Additional Information 190
- Date ACDS 191
- at offset 0x127), described 193
- How to Contact Altera 198
- Typographic Conventions 198
- Visual Cue Meaning 199
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera 40-Gbps Ethernet MAC and PHY MegaCore Function
(39 strony)© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.020 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji