Altera 40-Gbps Ethernet MAC and PHY MegaCore Function Instrukcja Użytkownika Strona 97
- Strona / 199
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Signal Name Direction Description
upi_adj[7:0]
Input Selects the active tap for the corresponding lane. Each lane's
field has the following valid values:
• 2'b01: main tap
• 2'b10: post-tap
• 2'b11: pre-tap
upi_inc[3:0]
Input When a bit is asserted, sends the increment command for
the corresponding lane.
upi_dec[3:0]
Input When a bit is asserted, sends the decrement command for
the corresponding lane.
upi_pre[3:0]
Input When a bit is asserted, sends the preset command for the
corresponding lane.
upi_init[3:0]
Input When a bit is asserted, sends the initialize command for the
corresponding lane.
upi_st_bert[3:0]
Input When a bit is asserted, starts the BER timer for the
corresponding lane.
upi_train_err[3:0]
Input When a bit is asserted, indicates a training error on the
corresponding lane.
upi_lock_err[3:0]
Input When a bit is asserted, indicates a training frame lock error
on the corresponding lane.
upi_rx_trained[3:0]
Input When a bit is asserted, the RX interface for the
corresponding lane is trained.
upo_enable[3:0]
Output When a bit is asserted, indicates that the IP core is ready to
receive commands from the embedded processor for the
corresponding lane.
upo_frame_lock[3:0]
Output When a bit is asserted, indicates the receiver has achieved
training frame lock on the corresponding lane.
upo_cm_done[3:0]
Output When a bit is asserted, indicates the master state machine
handshake for the corresponding lane is complete.
upo_bert_done[3:0]
Output When a bit is asserted, indicates the BER timing for the
corresponding lane is at its maximum count.
upo_ber_cnt[4*<bcw>-
1:0] (width varies with
<bcw> = BER counter
width)
Output Each four-bit field holds the current BER count for the
corresponding lane.
3-50
40GBASE-KR4 Microprocessor Interface
UG-01088
2014.12.15
Altera Corporation
Functional Description
Send Feedback
- MegaCore Function User Guide 1
- Contents 2
- PHY MegaCore Function 4
- 40- or 100-GbE MAC 5
- Device Family Support 7
- IP Core Verification 9
- Simulation Environment 10
- Hardware Testing 10
- Module ALMs Logic Registers 11
- Release Information 21
- Item Description 22
- Getting Started 23
- OpenCore Plus IP Evaluation 24
- IP Core Parameters 25
- Parameter Type Range Default 28
- Parameter Description 28
- Simulating the IP Core 32
- Pin Assignments 33
- 40-100GbE IP Core Testbenches 36
- Testbenches with Adapters 37
- File Names Description 38
- Testbenches without Adapters 40
- Initializing the IP Core 46
- High Level System Overview 49
- 40-100GbE IP Core TX Datapath 50
- Address Insertion 51
- Length/Type Field Processing 52
- Frame Padding 52
- Client Interface 53
- Data Bus Width (Bits) 53
- 40GbE IP Core 100GbE IP Core 53
- 40-100GbE IP Core RX Datapath 67
- RX CRC Forwarding 69
- Address Checking 71
- Inter‑Packet Gap 71
- Pause Ignore 71
- Name Direction Description 73
- 100GbE CAUI–4 PHY 79
- Pause Transmission Logic 82
- Statistics Counters Interface 86
- Name Signal 87
- Direction 87
- Description 87
- Control Data Description 89
- Lane to Lane Deskew Interface 90
- MII Control 91
- MII Data 91
- PCS BER Monitor 92
- Control and Status Interface 98
- Signal Name Description 100
- UG-01088 101
- 2014.12.15 101
- Related Information 102
- Send Feedback 103
- Altera Corporation 103
- Functional Description 103
- Software Interface: Registers 123
- Register Description 124
- 40-100GbE IP Core Registers 126
- Address Name Applicable 128
- Device(s) 128
- Bit Description HW Reset 128
- Bits Description HW Reset 130
- Lock Status Registers 131
- Bit Error Flag Registers 133
- PCS Hardware Error Register 134
- BER Monitor Register 134
- Test Mode Register 135
- Test Pattern Counter Register 135
- MAC and PHY Reset Registers 136
- PCS‑VLANE Registers 138
- PRBS Registers 139
- 40GBASE-KR4 Registers 139
- Pause Registers 149
- MAC Hardware Error Register 151
- CRC Configuration Register 152
- MAC Address Registers 154
- Statistics Registers 155
- PMD Registers 163
- MDIO Registers 164
- Ethernet Glossary 166
- Term Definition 167
- Subscribe 169
- Core v12.0 Release 173
- 10GBASE-KR Registers 174
- Bit R/W Name Description 175
- Additional Information 190
- Date ACDS 191
- at offset 0x127), described 193
- How to Contact Altera 198
- Typographic Conventions 198
- Visual Cue Meaning 199
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera 40-Gbps Ethernet MAC and PHY MegaCore Function
(39 strony)© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.017 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji