Altera SerialLite II IP Core Instrukcja Użytkownika Strona 25
- Strona / 110
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
3–2 Chapter 3: Parameter Settings
Link Consistency
SerialLite II MegaCore Function January 2014 Altera Corporation
User Guide
■ Whether to implement flow control
■ How to size the FIFO buffers
Link Consistency
A SerialLite II link consists of two instantiations of logic implementing the
SerialLite II protocol. Each end of the link has a transmitter and a receiver, as shown in
Figure 3–1.
Physical Layer Configuration
This section describes the options available to parameterize the physical layer of your
SerialLite II MegaCore function variation.
Data Rate
The SerialLite II MegaCore function supports a data rate range of 622 to 6,375 Mbps
per lane. In Arria II GX devices, the data rate must be less than 3,750 Mbps, and in
Stratix IV devices, less than 6,375 Mbps. The data rate range varies based on the
device and the transfer size (TSIZE) as Table 3–2 on page 3–2 illustrates.
Figure 3–1. Complete SerialLite II Link
FPGA 2
SerialLite II
System
FPGA 1
SerialLite II
MegaCore
System
Logic Logic
One or
more lanes
Tx
Rx
Rx
Tx
Atlantic InterfaceAtlantic Interface
High-Speed
Transceivers
High-Speed
Transceivers
Function
Variation
MegaCore
Function
Variation
Table 3–2. Data Rate Dependencies on Transfer Size (Part 1 of 2)
Devices
Data Rate
2.5 Gbps 3.125 Gbps 3.75 Gbps 5 Gbps 6.375 Gbps
Arria II GX TSIZE= 1, 2 TSIZE= 2 TSIZE= 2 Not Supported Not Supported
Arria V TSIZE= 1, 2 TSIZE= 2
(1)
, 4 TSIZE= 2
(1)
, 4 TSIZE= 4 TSIZE= 4
Arria V GZ TSIZE= 1, 2 TSIZE= 2
(1)
, 4 TSIZE= 2
(1)
, 4 TSIZE= 4 TSIZE= 4
Cyclone V TSIZE= 2 TSIZE= 2 TSIZE= 2 TSIZE= 4 Not Supported
Stratix IV TSIZE= 1, 2 TSIZE= 2 TSIZE= 2 TSIZE= 2
(1)
, 4 TSIZE= 4
- User Guide 1
- Contents 3
- Chapter 5. Testbench 5
- Release Information 6
- Device Family Support 6
- Features 7
- General Description 8
- (EP2GX90FF1508C3) 10
- Notes to Table 1–3: 11
- Installation and Licensing 13
- OpenCore Plus Evaluation 14
- Simulate with Testbench 16
- Design Flow 17
- Parameterize 18
- Set Up Simulation 21
- Generate Files 21
- Simulate the Design 22
- Instantiate the MegaCore 22
- Specify Constraints 22
- Compile and Program 23
- 3. Parameter Settings 24
- Link Consistency 25
- Physical Layer Configuration 25
- Transfer size 26
- Reference Clock Frequency 26
- Port Type 27
- Notes to Figure 3–3: 28
- Note to Figure 3–4: 28
- Note to Figure 3–5: 29
- Notes to Figure 3–6: 29
- Self Synchronized Link Up 30
- Number of Lanes 31
- Scramble 32
- De-Scramble 32
- Broadcast Mode 32
- Clock Compensation 33
- Link Layer Configuration 34
- Retry-on-error Disabled 35
- Retry-on-error Enabled 35
- Segment Size 35
- Retry-on-error 36
- Retry-on-error Responses 37
- Flow Control 38
- Notes to Figure 3–12: 41
- Notes to Table 3–6: 42
- Transmit/Receive FIFO Buffers 43
- FIFO Buffer Size 44
- FIFO Buffer Structure 44
- 16-Bit Versus 32-Bit CRC 46
- Transceiver Configuration 47
- Transmitter Buffer Power (V 48
- Equalizer Control Settings 48
- Bandwidth Mode 48
- Starting Channel number 49
- ALTGX Support Signals 50
- Error Handling 51
- Optimizing the Implementation 52
- Feature Selection 53
- Running Different Seeds 53
- Limiting Fanout 53
- Floorplanning 53
- Minimizing Memory Utilization 54
- 4. Functional Description 55
- Atlantic Interface 56
- High-Speed Serial Interface 57
- Clocks and Data Rates 58
- External Clock Modes 59
- SerialLite II Deskew Support 60
- Note to Figure 4–6: 61
- Note to Figure 4–7: 62
- Note to Figure 4–8: 63
- Note to Figure 4–9: 64
- Note to Figure 4–10: 65
- Note to Figure 4–11: 66
- Note to Figure 4–14: 69
- Initialization and Restart 71
- Multiple Core Configuration 72
- Compilation 73
- Testbench 74
- Simulation Support 74
- Notes to Table 4–5: 77
- Notes to Table 4–6: 79
- Notes to Table 4–7: 81
- Notes to Table 4–8: 81
- Notes to Table 4–9: 82
- Note to Table 4–10: 84
- MegaCore Verification 85
- 5. Testbench 87
- Testbench Specifications 88
- Notes to Figure 5–1: 89
- 5–4 Chapter 5: Testbench 90
- Simulation Flow 91
- Running a Simulation 92
- Chapter 5: Testbench 5–7 93
- Testbench Time-Out 94
- Verilog HDL 95
- 5–10 Chapter 5: Testbench 96
- Chapter 5: Testbench 5–11 97
- Chapter 5: Testbench 5–13 99
- 5–14 Chapter 5: Testbench 100
- Status Monitors (pin_mon) 101
- Pin_mon Tasks - Verilog HDL 102
- Chapter 5: Testbench 5–17 103
- 5–18 Chapter 5: Testbench 104
- Chapter 5: Testbench 5–19 105
- 5–20 Chapter 5: Testbench 106
- Chapter 5: Testbench 5–21 107
- Additional Information 108
- Typographic Conventions 109
- Visual Cue Meaning 110
Powiązane produkty i podręczniki dla Urządzenia pomiarowe Altera SerialLite II IP Core
Urządzenia pomiarowe Altera Serial Digital Interface (SDI) MegaCore Function Instrukcja Użytkownika
(140 strony)
(140 strony)
Urządzenia pomiarowe Altera 100G Development Kit, Stratix V GX Edition Instrukcja Użytkownika
(44 strony)
(44 strony)
Urządzenia pomiarowe Altera Stratix V Avalon-MM Interface for PCIe Solutions Instrukcja Użytkownika
(184 strony)
(184 strony)
Urządzenia pomiarowe Altera 10-Gbps Ethernet MAC MegaCore Function Instrukcja Użytkownika
(175 strony)
(175 strony)
Urządzenia pomiarowe Altera Triple Speed Ethernet MegaCore Function Instrukcja Użytkownika
(223 strony)
(223 strony)
Urządzenia pomiarowe Altera 8B10B Encoder/Decoder MegaCore Function Instrukcja Użytkownika
(32 strony)
(32 strony)
Urządzenia pomiarowe Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core Instrukcja Użytkownika
(11 strony)
(11 strony)
Urządzenia pomiarowe Altera Embedded Systems Development Kit, Cyclone III Edit Instrukcja Użytkownika
(82 strony)
(82 strony)
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.035 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji