Altera Avalon Verification IP Suite Instrukcja Użytkownika Pobierz pdf (Strona 106)

get_response_wait_time()

int get_response_wait_time(int index)Prototype:

Verilog HDL: index

VHDL: response_wait_time, index, bfm_id, req_if(bfm_id)

Arguments:

intReturns:

Returns the wait latency for transaction in the response descriptor that has

been removed from the response queue. Each cycle in a burst has its own

wait latency entry.

Description:

Verilog HDL, VHDLLanguage support:

get_response_write_id()

AvalonTransactionId_t get_response_write_id()Prototype:

Verilog HDL: None

VHDL: response_write_id, bfm_id, req_if(bfm_id)

Arguments:

AvalonTransactionId_tReturns:

Returns the write id of the transaction in the response descriptor that has

been removed from the response queue.

Description:

Verilog HDL, VHDLLanguage support:

get_response_write_response()

AvalonWriteResponse_t get_response_write_response(int index)Prototype:

Verilog HDL: index

VHDL: response_write_response, index, bfm_id, req_if(bfm_id)

Arguments:

AvalonWriteResponse_tReturns:

Returns the transaction write status in the response descriptor that has been

removed from the response queue.

Description:

Verilog HDL, VHDLLanguage support:

Avalon-MM Monitor

Altera Corporation

Send Feedback

get_response_wait_time()

7-34

1 2 ... 101 102 103 104 105 106 107 108 109 110 111 ... 223 224

Brak uwag

Altera Avalon Verification IP Suite Instrukcja Użytkownika Strona 106