Altera Avalon Verification IP Suite Instrukcja Użytkownika Pobierz pdf (Strona 175)

signal_api_call

signal_api_callPrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Triggers when a client make an API call.Description:

Verilog HDLLanguage support:

write()

write()Prototype:

VHDL:

bit[CDT_ADDRESS_W-1:0] address

logic[DATA_W-1:0] data

bfm_id

req_if(bfm_id)

Verilog HDL:

bit[CDT_ADDRESS_W-1:0] address

logic[DATA_W-1:0] data

Arguments:

voidReturns:

Overwrites the memory content at an address you specify.Description:

Verilog HDL, VHDLLanguage support:

External Memory BFM

Altera Corporation

Send Feedback

signal_api_call

13-6

1 2 ... 170 171 172 173 174 175 176 177 178 179 180 ... 223 224

Brak uwag

Altera Avalon Verification IP Suite Instrukcja Użytkownika Strona 175