Altera Avalon Verification IP Suite Instrukcja Użytkownika Strona 179

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 224
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 178
event_unexpected_result_received()
event_unexpected_result_received()Prototype:
Verilog HDL: N.A.
VHDL: bfm_id
Arguments:
voidReturns:
Indicates that a result was received without an instruction.Description:
VHDLLanguage support:
event_instructions_completed()
event_instructions_completed()Prototype:
Verilog HDL: N.A.
VHDL: bfm_id
Arguments:
voidReturns:
Indicates that all instructions were executed.Description:
VHDLLanguage support:
event_max_instruction_queue_size()
event_max_instruction_queue_size()Prototype:
Verilog HDL: N.A.
VHDL: bfm_id
Arguments:
voidReturns:
Indicates that pending instructions exceed the maximum level.Description:
VHDLLanguage support:
event_min_instruction_queue_size()
event_min_instruction_queue_size()Prototype:
Verilog HDL: N.A.
VHDL: bfm_id
Arguments:
voidReturns:
Indicates that pending instructions are below the minimum level.Description:
VHDLLanguage support:
Nios II Custom Instruction Master BFM
Altera Corporation
Send Feedback
event_unexpected_result_received()
14-4
Przeglądanie stron 178
1 2 ... 174 175 176 177 178 179 180 181 182 183 184 ... 223 224

Komentarze do niniejszej Instrukcji

Brak uwag