Altera Avalon Verification IP Suite Instrukcja Użytkownika Strona 132

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 224
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 131
get_transaction_idles()
get_transaction_idles()Prototype:
Verilog HDL: None
VHDL: transaction_idles,bfm_id, req_if(bfm_id)
Arguments:
bit[31:0]Returns:
Returns the number of idle cycles in the most recently removed transaction.Description:
Verilog HDL, VHDLLanguage support:
get_transaction_eop()
get_transaction_eop()Prototype:
Verilog HDL: None
VHDL: transaction_eop, bfm_id, req_if(bfm_id)
Arguments:
bitReturns:
Returns the transaction end of packet status in the most recently removed
transaction.
Description:
Verilog HDL, VHDLLanguage support:
get_transaction_empty()
get_transaction_empty()Prototype:
Verilog HDL: None
VHDL: transaction_empty, bfm_id, req_if(bfm_id)
Arguments:
STEmpty_tReturns:
Returns the number of empty symbols in the most recently removed transaction.Description:
Verilog HDL, VHDLLanguage support:
Avalon-ST Sink BFM
Altera Corporation
Send Feedback
get_transaction_idles()
9-6
Przeglądanie stron 131
1 2 ... 127 128 129 130 131 132 133 134 135 136 137 ... 223 224

Komentarze do niniejszej Instrukcji

Brak uwag