Altera Avalon Verification IP Suite Instrukcja Użytkownika Pobierz pdf (Strona 203)

signal_result_driven

signal_result_drivenPrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that a result has been driven from the slave interface.Description:

Verilog HDLLanguage support:

signal_unknown_instruction_received

signal_unknown_instruction_receivedPrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that a change has occured on the instruction interface and there is an

unknown value.

Description:

Verilog HDLLanguage support:

Altera Corporation

Nios II Custom Instruction Slave BFM

Send Feedback

15-13

signal_result_driven

1 2 ... 198 199 200 201 202 203 204 205 206 207 208 ... 223 224

Komentarze do niniejszej Instrukcji

Brak uwag