Altera Avalon Verification IP Suite Instrukcja Użytkownika Pobierz pdf (Strona 122)

set_response_timeout()

set_response_timeout(int cycles)Prototype:

Verilog HDL: cycles

VHDL: cycles, bfm_id, req_if(bfm_id)

Arguments:

voidReturns:

Sets the number of cycles that have to elapse before a response timeout is asserted.

Disable the time-out by setting the cycles argument to zero.

Description:

Verilog HDL, VHDLLanguage support:

set_transaction_channel()

set_transaction_channel(STChannel_t channel)Prototype:

Verilog HDL: channel

VHDL: channel, bfm_id, req_if(bfm_id)

Arguments:

voidReturns:

Sets the channel identifier in the out-going transaction.Description:

Verilog HDL, VHDLLanguage support:

set_transaction_data()

set_transaction_data(STData_t data)Prototype:

Verilog HDL: data

VHDL: data, bfm_id, req_if(bfm_id)

Arguments:

voidReturns:

Sets the value of data in the out-going transaction.Description:

Verilog HDL, VHDLLanguage support:

Avalon-ST Source BFM

Altera Corporation

Send Feedback

set_response_timeout()

8-10

1 2 ... 117 118 119 120 121 122 123 124 125 126 127 ... 223 224

Brak uwag

Altera Avalon Verification IP Suite Instrukcja Użytkownika Strona 122