Altera Avalon Verification IP Suite Instrukcja Użytkownika Pobierz pdf (Strona 202)

signal_instructions_inconsistent

signal_instructions_inconsistentPrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that an instruction has changed while the previous instruction has not

completed.

Description:

Verilog HDLLanguage support:

signal_known_instruction_received

signal_known_instruction_receivedPrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that a change has occured on the instruction interface and there is no

unknown value.

Description:

Verilog HDLLanguage support:

signal_result_done

signal_result_donePrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that a result has been received by the master.Description:

Verilog HDLLanguage support:

Nios II Custom Instruction Slave BFM

Altera Corporation

Send Feedback

signal_instructions_inconsistent

15-12

1 2 ... 197 198 199 200 201 202 203 204 205 206 207 ... 223 224

Komentarze do niniejszej Instrukcji

Brak uwag