Altera Avalon Verification IP Suite Instrukcja Użytkownika Pobierz pdf (Strona 46)

set_response_timeout()

void set_response_timeout(int cycles)Prototype:

Verilog HDL: int cycles

VHDL: int cycles, bfm_id, req_if(bfm_id)

Arguments:

voidReturns:

Sets the number of cycles that may elapse before response time out. Disable time-

out by setting the value to 0.

Description:

Verilog HDL, VHDLLanguage support:

signal_all_transactions_complete

signal_all_transactions_completePrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that all queued transactions have completed.Description:

Verilog HDLLanguage support:

signal_command_issued

signal_command_issuedPrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that the currently pending command has been driven to the interface.Description:

Verilog HDLLanguage support:

Avalon-MM Master BFM

Altera Corporation

Send Feedback

set_response_timeout()

5-24

1 2 ... 41 42 43 44 45 46 47 48 49 50 51 ... 223 224

Komentarze do niniejszej Instrukcji

Brak uwag