Altera Avalon Verification IP Suite Instrukcja Użytkownika Strona 82

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 224
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 81
set_enable_a_no_readdatavalid_during_reset()
set_enable_a_no_readdatavalid_during_reset()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables an assertion that ensures that readdatavalid is deasserted if reset
is asserted. Disabled when readdatavalid is not supported.
Description:
Verilog HDLLanguage support:
set_enable_a_no_read_during_reset()
set_enable_a_no_read_during_reset()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables an assertion that ensures read is deasserted if reset is asserted.
Disabled when read is not supported.
Description:
Verilog HDLLanguage support:
set_enable_a_no_write_during_reset()
set_enable_a_no_write_during_reset()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables an assertion that ensures write is deasserted if reset is asserted.
Disabled when write is not supported.
Description:
Verilog HDLLanguage support:
Avalon-MM Monitor
Altera Corporation
Send Feedback
set_enable_a_no_readdatavalid_during_reset()
7-10
Przeglądanie stron 81
1 2 ... 77 78 79 80 81 82 83 84 85 86 87 ... 223 224

Komentarze do niniejszej Instrukcji

Brak uwag