Altera Avalon Verification IP Suite Instrukcja Użytkownika Strona 33

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 224
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 32
event_response_complete()
event_response_complete()Prototype:
Verilog HDL: N.A.
VHDL: bfm_id
Arguments:
voidReturns:
Notifies the testbench that a read/write response was received.Description:
VHDLLanguage support:
event_write_response_complete()
event_write_response_complete()Prototype:
Verilog HDL: N.A.
VHDL: bfm_id
Arguments:
voidReturns:
Notifies the testbench that a write response was received.Description:
VHDLLanguage support:
get_command_issued_queue_size()
int get_command_issued_queue_size()Prototype:
Verilog HDL: None
VHDL: command_issued_queue_size, bfm_id, req_if(bfm_id)
Arguments:
intReturns:
Queries the issued command queue to determine the number of commands that
have been driven to the system interconnect fabric, but not completed.
Description:
Verilog HDL, VHDLLanguage support:
Altera Corporation
Avalon-MM Master BFM
Send Feedback
5-11
event_response_complete()
Przeglądanie stron 32
1 2 ... 28 29 30 31 32 33 34 35 36 37 38 ... 223 224

Komentarze do niniejszej Instrukcji

Brak uwag